乐胖代购免代理版

{"id":"https://openalex.org/W1992915588","doi":"https://doi.org/10.1109/dtis.2012.6232973","title":"A mesochronous outfit for Network-on-Chip's interconnects retiming","display_name":"A mesochronous outfit for Network-on-Chip's interconnects retiming","publication_year":2012,"publication_date":"2012-05-01","ids":{"openalex":"https://openalex.org/W1992915588","doi":"https://doi.org/10.1109/dtis.2012.6232973","mag":"1992915588"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2012.6232973","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053633146","display_name":"Mounir Zid","orcid":null},"institutions":[{"id":"https://openalex.org/I166928557","display_name":"University of Monastir","ror":"https://ror.org/00nhtcg76","country_code":"TN","type":"education","lineage":["https://openalex.org/I166928557"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Mounir Zid","raw_affiliation_strings":["Micro-Electronics Laboratory, Faculty of Sciences of Monastir., Monastir, Tunisia"],"affiliations":[{"raw_affiliation_string":"Micro-Electronics Laboratory, Faculty of Sciences of Monastir., Monastir, Tunisia","institution_ids":["https://openalex.org/I166928557"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113788610","display_name":"Rached Tourki","orcid":null},"institutions":[{"id":"https://openalex.org/I166928557","display_name":"University of Monastir","ror":"https://ror.org/00nhtcg76","country_code":"TN","type":"education","lineage":["https://openalex.org/I166928557"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Rached Tourki","raw_affiliation_strings":["Micro-Electronics Laboratory, Faculty of Sciences of Monastir., Monastir, Tunisia"],"affiliations":[{"raw_affiliation_string":"Micro-Electronics Laboratory, Faculty of Sciences of Monastir., Monastir, Tunisia","institution_ids":["https://openalex.org/I166928557"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029677878","display_name":"Alberto Scandurra","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Alberto Scandurra","raw_affiliation_strings":["STMicroelectronics, Catania Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Catania Italy","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039034224","display_name":"Carlo Pistritto","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Carlo Pistritto","raw_affiliation_strings":["STMicroelectronics, Catania Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Catania Italy","institution_ids":["https://openalex.org/I131827901"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":64},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.92375267},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.729506},{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.5931914},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.42971727},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.42538214},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.41858503}],"concepts":[{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.92375267},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.729506},{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.5931914},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5829293},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.55946255},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.55313337},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5499727},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.51376235},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4603204},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43363878},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.42971727},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42540008},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.42538214},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.42106587},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.41858503},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.38660514},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.284649},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2820921},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.15800047},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09919399},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.092104435},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2012.6232973","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8,"display_name":"Affordable and clean energy"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":20,"referenced_works":["https://openalex.org/W1544623790","https://openalex.org/W1972827198","https://openalex.org/W2007614029","https://openalex.org/W2008369726","https://openalex.org/W2037181413","https://openalex.org/W2043688700","https://openalex.org/W2088661064","https://openalex.org/W2104457229","https://openalex.org/W2117746843","https://openalex.org/W2121865749","https://openalex.org/W2133654314","https://openalex.org/W2141690700","https://openalex.org/W2152385473","https://openalex.org/W2157637901","https://openalex.org/W2158959564","https://openalex.org/W2162773063","https://openalex.org/W2164431584","https://openalex.org/W2540512941","https://openalex.org/W4242862330","https://openalex.org/W4300681"],"related_works":["https://openalex.org/W4247860997","https://openalex.org/W4247180033","https://openalex.org/W2617666058","https://openalex.org/W2559451387","https://openalex.org/W2199871724","https://openalex.org/W2144282137","https://openalex.org/W2138545737","https://openalex.org/W2088914741","https://openalex.org/W2087612346","https://openalex.org/W1596690381"],"abstract_inverted_index":{"Current":[0],"VLSI":[1],"systems-on-Chips":[2],"(SoCs)":[3],"integrate":[4],"billions":[5],"of":[6,19,69,117],"transistors":[7],"and":[8,22,72,82,129,148,164],"are":[9],"clocked":[10],"with":[11,114,166],"multi-gigahertz":[12],"clock":[13,70,93],"frequencies.":[14],"As":[15],"the":[16,29,34,41,67,88,102,115,125,151,171],"geometrical":[17],"dimensions":[18],"both":[20],"devices":[21],"wires":[23],"in":[24,95,101,131,135,143],"theses":[25],"systems":[26],"become":[27],"smaller,":[28],"internal":[30],"communication":[31],"performance":[32],"between":[33,91],"SoC's":[35],"blocks":[36],"is":[37,104],"heavily":[38],"affected":[39],"by":[40,75,106,111],"on-chip":[42],"interconnect":[43],"wire":[44],"delays.":[45],"In":[46],"this":[47],"paper,":[48],"we":[49],"propose":[50],"a":[51,77,83,96,107,132,159,167],"high":[52],"efficient":[53],"mesochronous":[54],"outfit":[55,122],"for":[56,150],"network":[57],"on":[58],"chip":[59],"(NoC)":[60],"interconnects":[61],"retiming.":[62],"The":[63,98,121,138],"proposed":[64,139],"solution":[65],"resolves":[66],"problem":[68,100],"skew":[71],"signal":[73,85],"delays":[74],"using":[76,155],"delay":[78,119],"locked":[79],"loop":[80],"(DLL)":[81],"strobe":[84],"to":[86],"gauge":[87],"phase":[89],"difference":[90],"two":[92],"domains":[94],"SoC.":[97],"asynchronism":[99],"system":[103],"avoided":[105],"data":[108],"retiming":[109],"accomplished":[110],"delaying":[112],"signals":[113],"mean":[116],"controllable":[118],"buffers.":[120],"foster":[123],"alleviates":[124],"system's":[126],"design":[127],"complexity":[128],"results":[130],"significant":[133],"gain":[134],"their":[136],"performances.":[137],"device":[140],"was":[141],"implemented":[142],"250":[144],"nm":[145],"process":[146],"technology":[147],"simulated":[149],"worst":[152],"case":[153],"conditions":[154],"Tanner":[156],"tool.":[157],"Under":[158],"3.3":[160],"V":[161],"power":[162],"supply":[163],"synched":[165],"800":[168],"MHz":[169],"clock,":[170],"synchronizer":[172],"consumes":[173],"about":[174],"33.4":[175],"mW":[176],"per":[177],"bitline":[178],"at":[179],"room":[180],"temperature.":[181]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W1992915588","counts_by_year":[],"updated_date":"2024-12-08T18:52:17.894105","created_date":"2016-06-24"}