乐胖代购免代理版

{"id":"https://openalex.org/W2035171076","doi":"https://doi.org/10.1109/dsd.2012.99","title":"Optimal 2D Data Partitioning for DMA Transfers on MPSoCs","display_name":"Optimal 2D Data Partitioning for DMA Transfers on MPSoCs","publication_year":2012,"publication_date":"2012-09-01","ids":{"openalex":"https://openalex.org/W2035171076","doi":"https://doi.org/10.1109/dsd.2012.99","mag":"2035171076"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2012.99","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075204665","display_name":"Selma Saidi","orcid":"https://orcid.org/0000-0003-3325-2303"},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]},{"id":"https://openalex.org/I4210156361","display_name":"Verimag","ror":"https://ror.org/05afmzm11","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I4210156361","https://openalex.org/I4210159245","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210128684","display_name":"Laboratoire des Technologies de la Micro\u00e9lectronique","ror":"https://ror.org/036zswm25","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I2738703131","https://openalex.org/I3020098449","https://openalex.org/I4210095849","https://openalex.org/I4210128684","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"funder","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Selma Saidi","raw_affiliation_strings":["ST-Microelectronics, Grenoble, France","VERIMAG Laboratory CNRS, University of Grenoble, France"],"affiliations":[{"raw_affiliation_string":"ST-Microelectronics, Grenoble, France","institution_ids":["https://openalex.org/I4210104693","https://openalex.org/I4210128684"]},{"raw_affiliation_string":"VERIMAG Laboratory CNRS, University of Grenoble, France","institution_ids":["https://openalex.org/I4210156361","https://openalex.org/I1294671590","https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035683509","display_name":"Pranav Tendulkar","orcid":null},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"funder","lineage":["https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210156361","display_name":"Verimag","ror":"https://ror.org/05afmzm11","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I4210156361","https://openalex.org/I4210159245","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Pranav Tendulkar","raw_affiliation_strings":["VERIMAG Laboratory CNRS, University of Grenoble, France"],"affiliations":[{"raw_affiliation_string":"VERIMAG Laboratory CNRS, University of Grenoble, France","institution_ids":["https://openalex.org/I899635006","https://openalex.org/I4210156361","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017280720","display_name":"Thierry Lepley","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]},{"id":"https://openalex.org/I4210128684","display_name":"Laboratoire des Technologies de la Micro\u00e9lectronique","ror":"https://ror.org/036zswm25","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I2738703131","https://openalex.org/I3020098449","https://openalex.org/I4210095849","https://openalex.org/I4210128684","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Thierry Lepley","raw_affiliation_strings":["ST-Microelectronics, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"ST-Microelectronics, Grenoble, France","institution_ids":["https://openalex.org/I4210104693","https://openalex.org/I4210128684"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012209374","display_name":"Oded Maler","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"funder","lineage":["https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210156361","display_name":"Verimag","ror":"https://ror.org/05afmzm11","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I4210156361","https://openalex.org/I4210159245","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Oded Maler","raw_affiliation_strings":["VERIMAG Laboratory CNRS, University of Grenoble, France"],"affiliations":[{"raw_affiliation_string":"VERIMAG Laboratory CNRS, University of Grenoble, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I899635006","https://openalex.org/I4210156361"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.257,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":8,"citation_normalized_percentile":{"value":0.541626,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":83,"max":84},"biblio":{"volume":null,"issue":null,"first_page":"584","last_page":"591"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/data-access","display_name":"Data access","score":0.51298255},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.42699534},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.41776064}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.81204605},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6605334},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6415294},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.51298255},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5070405},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.46042538},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.44844937},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43032667},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.42699534},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4261637},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.41776064},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40346035},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2169277},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14506689},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.08654913},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2012.99","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":15,"referenced_works":["https://openalex.org/W1972542061","https://openalex.org/W2020322423","https://openalex.org/W2025971662","https://openalex.org/W2044194513","https://openalex.org/W2059807497","https://openalex.org/W2079726719","https://openalex.org/W2085118703","https://openalex.org/W2118245937","https://openalex.org/W2119699246","https://openalex.org/W2136143205","https://openalex.org/W2165366735","https://openalex.org/W2295862081","https://openalex.org/W3140467006","https://openalex.org/W3145506805","https://openalex.org/W4250981202"],"related_works":["https://openalex.org/W3041000698","https://openalex.org/W2528998362","https://openalex.org/W2406856881","https://openalex.org/W2291648581","https://openalex.org/W2168956691","https://openalex.org/W2128523353","https://openalex.org/W2112835356","https://openalex.org/W2107644726","https://openalex.org/W2029959048","https://openalex.org/W2011868109"],"abstract_inverted_index":{"Reducing":[0],"the":[1,36,82,87,90,108,117,133,155,181],"effects":[2],"of":[3,86,89,119,129,135,157],"off-chip":[4],"memory":[5,33,46,51,120],"access":[6],"latency":[7],"is":[8,146],"a":[9,23,48,55,97,136,147,176],"key":[10],"factor":[11],"in":[12],"exploiting":[13],"efficiently":[14],"embedded":[15],"multicore":[16],"platforms.":[17],"We":[18,161],"consider":[19],"architectures":[20],"that":[21,72],"admit":[22],"multi-core":[24],"computation":[25,109,134],"fabric,":[26],"having":[27],"its":[28,143],"own":[29],"fast":[30],"and":[31,78,84,104,170],"small":[32],"to":[34,39,60,96,124,153],"which":[35,93],"data":[37,76,91,137,141,159],"blocks":[38],"be":[40],"processed":[41],"are":[42,94,114],"fetched":[43],"from":[44],"external":[45],"using":[47],"DMA":[49,99],"(direct":[50],"access)":[52],"engine,":[53],"employing":[54],"double-":[56],"or":[57],"multiple-buffering":[58],"scheme":[59],"avoid":[61],"processor":[62],"idling.":[63],"In":[64],"this":[65,167],"paper":[66],"we":[67,79],"focus":[68],"on":[69,102,110,180],"application":[70,179],"programs":[71],"process":[73],"two":[74],"dimensional":[75],"arrays":[77],"determine":[80],"automatically":[81],"size":[83],"shape":[85],"portions":[88],"array":[92,112],"subject":[95],"single":[98],"call,":[100],"based":[101],"hardware":[103],"applications":[105],"parameters.":[106],"When":[107],"different":[111],"elements":[113],"completely":[115],"independent,":[116],"asymmetry":[118],"structure":[121],"leads":[122],"always":[123],"prefer":[125],"one-dimensional":[126],"horizontal":[127],"pieces":[128],"memory,":[130],"while":[131],"when":[132],"element":[138],"shares":[139],"some":[140],"with":[142],"neighbors,":[144],"there":[145],"pressure":[148],"for":[149,166],"more":[150],"\"square\"":[151],"shapes":[152],"reduce":[154],"amount":[156],"redundant":[158],"transfers.":[160],"provide":[162],"an":[163],"analytic":[164],"model":[165],"optimization":[168],"problem":[169],"validate":[171],"our":[172],"results":[173],"by":[174],"running":[175],"mean":[177],"filter":[178],"CELL":[182],"simulator.":[183]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2035171076","counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3}],"updated_date":"2025-03-19T16:10:35.266986","created_date":"2016-06-24"}