乐胖代购免代理版

{"id":"https://openalex.org/W4235713525","doi":"https://doi.org/10.1109/dsd.2004.1333313","title":"CASSE: a system-level modeling and design-space exploration tool for multiprocessor systems-on-chip","display_name":"CASSE: a system-level modeling and design-space exploration tool for multiprocessor systems-on-chip","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W4235713525","doi":"https://doi.org/10.1109/dsd.2004.1333313"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2004.1333313","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109071975","display_name":"V\u00edctor Reyes","orcid":null},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"V. Reyes","raw_affiliation_strings":["IUMA, Institute for Applied Microelectronics, University of Las Palmas, Las Palmas, Spain"],"affiliations":[{"raw_affiliation_string":"IUMA, Institute for Applied Microelectronics, University of Las Palmas, Las Palmas, Spain","institution_ids":["https://openalex.org/I119635470"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070708934","display_name":"Tom\u00e1s Bautista","orcid":"https://orcid.org/0000-0002-5368-3680"},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"T. Bautista","raw_affiliation_strings":["IUMA, Institute for Applied Microelectronics, University of Las Palmas, Las Palmas, Spain"],"affiliations":[{"raw_affiliation_string":"IUMA, Institute for Applied Microelectronics, University of Las Palmas, Las Palmas, Spain","institution_ids":["https://openalex.org/I119635470"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107877753","display_name":"Gustavo Marrero","orcid":null},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"G. Marrero","raw_affiliation_strings":["IUMA, Institute for Applied Microelectronics, University of Las Palmas, Las Palmas, Spain"],"affiliations":[{"raw_affiliation_string":"IUMA, Institute for Applied Microelectronics, University of Las Palmas, Las Palmas, Spain","institution_ids":["https://openalex.org/I119635470"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033099381","display_name":"Pedro P. Carballo","orcid":"https://orcid.org/0000-0001-7912-8768"},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"P.P. Carballo","raw_affiliation_strings":["IUMA, Institute for Applied Microelectronics, University of Las Palmas, Las Palmas, Spain"],"affiliations":[{"raw_affiliation_string":"IUMA, Institute for Applied Microelectronics, University of Las Palmas, Las Palmas, Spain","institution_ids":["https://openalex.org/I119635470"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063180324","display_name":"Wido Kruijtzer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"W. Kruijtzer","raw_affiliation_strings":["Philips Research Laboratories, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"Philips Research Laboratories, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I4210122849"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.038,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":23,"citation_normalized_percentile":{"value":0.910706,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":87,"max":88},"biblio":{"volume":null,"issue":null,"first_page":"476","last_page":"483"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9972,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.7848361},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.4906532},{"id":"https://openalex.org/keywords/bridge","display_name":"Bridge (graph theory)","score":0.45389956},{"id":"https://openalex.org/keywords/solid-modeling","display_name":"Solid modeling","score":0.43648857}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.93771607},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.7848361},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.65612113},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6446949},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.54039},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5393827},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5138381},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5067726},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49179104},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.4906532},{"id":"https://openalex.org/C100776233","wikidata":"https://www.wikidata.org/wiki/Q2532492","display_name":"Bridge (graph theory)","level":2,"score":0.45389956},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44721368},{"id":"https://openalex.org/C108882727","wikidata":"https://www.wikidata.org/wiki/Q2991685","display_name":"Solid modeling","level":2,"score":0.43648857},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.21088406},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1333592},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C126322002","wikidata":"https://www.wikidata.org/wiki/Q11180","display_name":"Internal medicine","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2004.1333313","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":12,"referenced_works":["https://openalex.org/W1511930565","https://openalex.org/W1573419743","https://openalex.org/W2073906129","https://openalex.org/W2139522402","https://openalex.org/W2145829032","https://openalex.org/W2151174323","https://openalex.org/W2151415616","https://openalex.org/W2159840548","https://openalex.org/W2170077922","https://openalex.org/W4237820378","https://openalex.org/W4240932884","https://openalex.org/W4248688512"],"related_works":["https://openalex.org/W2975035977","https://openalex.org/W2790192245","https://openalex.org/W2548514518","https://openalex.org/W2533063779","https://openalex.org/W2170029576","https://openalex.org/W2159088510","https://openalex.org/W2132074508","https://openalex.org/W2119788505","https://openalex.org/W2059569687","https://openalex.org/W1996984607"],"abstract_inverted_index":{"As":[0],"SoC":[1],"complexity":[2],"grows":[3],"new":[4],"methodologies":[5],"and":[6,11,39,52,68,72],"tools":[7],"for":[8,29,49,65],"system":[9,77],"design":[10,54],"time-effective":[12],"ditsign":[13],"space":[14],"exploration":[15,51],"are":[16],"required.":[17],"In":[18],"this":[19],"paper":[20],"we":[21],"introduce":[22],"a":[23,36,80],"tool":[24,60],"called":[25],"CASSE,":[26],"what":[27],"stands":[28],"Camellia":[30],"system-on-chip":[31],"simulation":[32,42],"environment.":[33],"CASSE":[34,84],"is":[35,85],"fast,":[37],"flexible,":[38],"modular":[40],"SystemC-based":[41],"environment":[43],"which":[44,94],"aims":[45],"to":[46,76],"be":[47],"useful":[48],"design-space":[50],"system-level":[53],"at":[55],"different":[56],"abstraction":[57],"levels.":[58],"The":[59],"uses":[61],"transaction-level":[62],"modeling":[63],"techniques":[64],"fast":[66],"simulations":[67],"easy":[69],"architectural":[70],"modeling,":[71],"bridge":[73],"the":[74,89,97],"gap":[75],"implementation":[78],"by":[79],"progressive":[81],"refinement":[82],"approach.":[83],"being":[86],"used":[87],"in":[88],"European":[90],"1ST-2001-34410":[91],"CAMELLIA":[92],"project,":[93],"focuses":[95],"on":[96],"mapping":[98],"of":[99],"innovative":[100],"smart":[101],"imaging":[102],"applications":[103],"onto":[104],"an":[105],"existing":[106],"video":[107],"encoding":[108],"architecture.":[109]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4235713525","counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2024-12-16T04:24:10.709672","created_date":"2022-05-12"}