乐胖代购免代理版

{"id":"https://openalex.org/W2163546788","doi":"https://doi.org/10.1109/dsd.2002.1115355","title":"Configurable memory organisation for communication applications","display_name":"Configurable memory organisation for communication applications","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2163546788","doi":"https://doi.org/10.1109/dsd.2002.1115355","mag":"2163546788"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2002.1115355","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013862073","display_name":"Juha-Pekka Soininen","orcid":"https://orcid.org/0000-0002-7255-5318"},"institutions":[{"id":"https://openalex.org/I87653560","display_name":"VTT Technical Research Centre of Finland","ror":"https://ror.org/04b181w54","country_code":"FI","type":"nonprofit","lineage":["https://openalex.org/I4210089493","https://openalex.org/I87653560"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"J.-P. Soininen","raw_affiliation_strings":["VTT Electronics (Technical Research Center of Finland), Finland"],"affiliations":[{"raw_affiliation_string":"VTT Electronics (Technical Research Center of Finland), Finland","institution_ids":["https://openalex.org/I87653560"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110217167","display_name":"A. Pelkonen","orcid":null},"institutions":[{"id":"https://openalex.org/I87653560","display_name":"VTT Technical Research Centre of Finland","ror":"https://ror.org/04b181w54","country_code":"FI","type":"nonprofit","lineage":["https://openalex.org/I4210089493","https://openalex.org/I87653560"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"A. Pelkonen","raw_affiliation_strings":["VTT Electronics (Technical Research Center of Finland), Finland"],"affiliations":[{"raw_affiliation_string":"VTT Electronics (Technical Research Center of Finland), Finland","institution_ids":["https://openalex.org/I87653560"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072134073","display_name":"Jussi Roivainen","orcid":null},"institutions":[{"id":"https://openalex.org/I87653560","display_name":"VTT Technical Research Centre of Finland","ror":"https://ror.org/04b181w54","country_code":"FI","type":"nonprofit","lineage":["https://openalex.org/I4210089493","https://openalex.org/I87653560"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"J. Roivainen","raw_affiliation_strings":["VTT Electronics (Technical Research Center of Finland), Finland"],"affiliations":[{"raw_affiliation_string":"VTT Electronics (Technical Research Center of Finland), Finland","institution_ids":["https://openalex.org/I87653560"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.158,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":2,"citation_normalized_percentile":{"value":0.446488,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":66,"max":70},"biblio":{"volume":null,"issue":null,"first_page":"86","last_page":"93"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.53421414},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.43110746},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.41834694},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4176057},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.41373807}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.81424737},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.68624663},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.6455741},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.57527137},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5607556},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5343484},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.53421414},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.527989},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.5234596},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.51365536},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.46970886},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.45096874},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44003683},{"id":"https://openalex.org/C65165936","wikidata":"https://www.wikidata.org/wiki/Q575784","display_name":"Baseband","level":3,"score":0.43903202},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.43110746},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.42050058},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.41834694},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4176057},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.41513756},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.41373807},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.39860374},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37800965},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.3197971},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14328015},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2002.1115355","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.58,"display_name":"Affordable and clean energy"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":21,"referenced_works":["https://openalex.org/W1518175328","https://openalex.org/W1523869137","https://openalex.org/W1555915743","https://openalex.org/W1571721801","https://openalex.org/W1978470161","https://openalex.org/W2011403724","https://openalex.org/W2096884747","https://openalex.org/W2102022837","https://openalex.org/W2122442616","https://openalex.org/W2123184444","https://openalex.org/W2124440426","https://openalex.org/W2130055036","https://openalex.org/W2132131068","https://openalex.org/W2149590159","https://openalex.org/W2151415616","https://openalex.org/W2152484003","https://openalex.org/W2160642395","https://openalex.org/W2725179571","https://openalex.org/W4232446824","https://openalex.org/W4237795257","https://openalex.org/W4245203543"],"related_works":["https://openalex.org/W63770251","https://openalex.org/W4321458411","https://openalex.org/W4293159259","https://openalex.org/W3048967625","https://openalex.org/W2579594055","https://openalex.org/W2375625076","https://openalex.org/W2168550483","https://openalex.org/W2079019992","https://openalex.org/W2047684617","https://openalex.org/W1575240748"],"abstract_inverted_index":{"A":[0],"configurable":[1,41,90,105],"memory":[2,21,32,42,91,102,106,118],"organisation":[3,43,107],"for":[4],"the":[5,20,27,45,51,54,58,61,113,116],"execution":[6],"of":[7,19,47,53,60,96,112,115],"Hiperlan/2":[8],"transceiver":[9],"baseband":[10],"processing":[11],"and":[12,38,56,69,75],"MPEG2":[13],"decoding":[14],"is":[15,23,93],"presented.":[16],"The":[17,40,65,78,101],"configuration":[18],"system":[22,48,92],"done":[24],"by":[25,84],"controlling":[26],"DSP":[28],"processor's":[29],"access":[30],"to":[31,50,86],"buses":[33],"with":[34,104],"an":[35],"external":[36],"processor":[37],"switches.":[39],"allows":[44],"scaling":[46],"capacity":[49,62],"needs":[52],"applications":[55],"makes":[57],"use":[59],"more":[63],"effective.":[64],"architecture":[66],"was":[67,108],"modelled":[68],"evaluated":[70],"using":[71],"a":[72,89,97],"systemC":[73],"simulator":[74],"workload":[76],"models.":[77],"clock":[79],"frequency":[80],"can":[81],"be":[82],"reduced":[83],"up":[85],"25%":[87],"if":[88],"used":[94],"instead":[95],"bus-based":[98],"shared":[99,117],"memory.":[100],"latency":[103,114],"less":[109],"than":[110],"50%":[111],"solution.":[119]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2163546788","counts_by_year":[],"updated_date":"2025-04-18T08:40:07.046995","created_date":"2016-06-24"}