乐胖代购免代理版

{"id":"https://openalex.org/W2150742908","doi":"https://doi.org/10.1109/dftvs.1999.802890","title":"A CMOS-based logic cell for the implementation of self-checking FPGAs","display_name":"A CMOS-based logic cell for the implementation of self-checking FPGAs","publication_year":2003,"publication_date":"2003-01-20","ids":{"openalex":"https://openalex.org/W2150742908","doi":"https://doi.org/10.1109/dftvs.1999.802890","mag":"2150742908"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.1999.802890","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111510680","display_name":"P.K. Lala","orcid":null},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P.K. Lala","raw_affiliation_strings":["Department of Electrical Engineering, University of South Florida, Tampa, FL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005502565","display_name":"A.P. Singh","orcid":null},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Singh","raw_affiliation_strings":["Department of Electrical Engineering, University of South Florida, Tampa, FL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113688711","display_name":"A. Walker","orcid":null},"institutions":[{"id":"https://openalex.org/I75027704","display_name":"University of Tennessee at Knoxville","ror":"https://ror.org/020f3ap87","country_code":"US","type":"education","lineage":["https://openalex.org/I75027704"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Walker","raw_affiliation_strings":["Department of Electrical Engineering, University of Tennessee, Knoxville, TN, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Tennessee, Knoxville, TN, USA","institution_ids":["https://openalex.org/I75027704"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.819,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":6,"citation_normalized_percentile":{"value":0.601743,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":76,"max":77},"biblio":{"volume":null,"issue":null,"first_page":"238","last_page":"246"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.5176645},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.4737911},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.45177335}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.9096631},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.64332205},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5653878},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.56145126},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5516445},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5401733},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.5176645},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.50837487},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.47814476},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.4737911},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.45177335},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.42759514},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37670666},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37013957},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.3408864},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.3395378},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3350221},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.29981384},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25946653},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21796304},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19875321},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13041458},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07818338},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.1999.802890","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":11,"referenced_works":["https://openalex.org/W1595174839","https://openalex.org/W1828409155","https://openalex.org/W1902826838","https://openalex.org/W1951416278","https://openalex.org/W2000260960","https://openalex.org/W2077826339","https://openalex.org/W2097857072","https://openalex.org/W2104717686","https://openalex.org/W2157024459","https://openalex.org/W2174635824","https://openalex.org/W4302860535"],"related_works":["https://openalex.org/W4252227487","https://openalex.org/W3117015220","https://openalex.org/W3013792460","https://openalex.org/W2480852620","https://openalex.org/W2477544739","https://openalex.org/W2167086449","https://openalex.org/W2139569078","https://openalex.org/W2135636985","https://openalex.org/W2102341772","https://openalex.org/W1528933814"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,11,31],"logic":[4,20],"cell":[5,21,35],"that":[6],"can":[7],"be":[8],"used":[9],"as":[10,57,59],"building":[12],"block":[13],"for":[14,49],"online":[15],"testable":[16],"FPGAs.":[17],"The":[18,34,72],"proposed":[19],"consists":[22],"of":[23,65,86,95],"two":[24],"2-to-1":[25],"multiplexers,":[26],"three":[27],"4-to-1":[28],"multiplexers":[29,73],"and":[30,54,68,74],"D":[32,70,76],"flip-flop.":[33,71],"has":[36],"been":[37],"designed":[38],"using":[39],"Differential":[40],"Cascode":[41],"Voltage":[42],"Switch":[43],"(DCVS)":[44],"logic.":[45],"It":[46],"is":[47],"self-checking":[48],"all":[50],"single":[51],"transistor":[52],"stuck-on":[53],"stuck-off":[55],"faults":[56,61,88],"well":[58],"stuck-at":[60],"at":[62],"the":[63,69,75,84,93],"inputs":[64],"each":[66],"multiplexer":[67],"flip-flop":[77],"provide":[78],"either":[79],"correct":[80],"(complementary)":[81],"output":[82],"in":[83,92],"absence":[85],"above-mentioned":[87],"or":[89],"identical":[90],"outputs":[91],"presence":[94],"fault.":[96]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2150742908","counts_by_year":[],"updated_date":"2024-12-09T20:04:47.394856","created_date":"2016-06-24"}