{"id":"https://openalex.org/W2136114966","doi":"https://doi.org/10.1109/dftvs.1996.572015","title":"The prediction of circuit performance variations for deep submicron CMOS processes","display_name":"The prediction of circuit performance variations for deep submicron CMOS processes","publication_year":2002,"publication_date":"2002-12-23","ids":{"openalex":"https://openalex.org/W2136114966","doi":"https://doi.org/10.1109/dftvs.1996.572015","mag":"2136114966"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.1996.572015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042409661","display_name":"Thomas Gneiting","orcid":"https://orcid.org/0000-0001-8546-8224"},"institutions":[{"id":"https://openalex.org/I134656947","display_name":"Esslingen University of Applied Sciences","ror":"https://ror.org/056cezx90","country_code":"DE","type":"education","lineage":["https://openalex.org/I134656947"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"T. Gneiting","raw_affiliation_strings":["Fachhochschule Esslingen-Hochschule fur Tech., Germany"],"affiliations":[{"raw_affiliation_string":"Fachhochschule Esslingen-Hochschule fur Tech., Germany","institution_ids":["https://openalex.org/I134656947"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054214118","display_name":"I.P. Jalowiecki","orcid":null},"institutions":[{"id":"https://openalex.org/I177463362","display_name":"University of West London","ror":"https://ror.org/03e5mzp60","country_code":"GB","type":"education","lineage":["https://openalex.org/I177463362"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"I. Jalowiecki","raw_affiliation_strings":["Brunel, University of West London"],"affiliations":[{"raw_affiliation_string":"Brunel, University of West London","institution_ids":["https://openalex.org/I177463362"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.328,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":2,"citation_normalized_percentile":{"value":0.46397,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":64,"max":68},"biblio":{"volume":null,"issue":null,"first_page":"140","last_page":"148"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.61977786},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process Variation","score":0.50101924},{"id":"https://openalex.org/keywords/semiconductor-device-fabrication","display_name":"Semiconductor device fabrication","score":0.43503878}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.77627647},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.61977786},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5566072},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.54324406},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5340743},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.52434474},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.50101924},{"id":"https://openalex.org/C66018809","wikidata":"https://www.wikidata.org/wiki/Q1570432","display_name":"Semiconductor device fabrication","level":3,"score":0.43503878},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2347236},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22151855},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.1996.572015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":7,"referenced_works":["https://openalex.org/W1987449940","https://openalex.org/W2132729131","https://openalex.org/W2139164850","https://openalex.org/W2150649239","https://openalex.org/W2156016717","https://openalex.org/W3185720950","https://openalex.org/W622495056"],"related_works":["https://openalex.org/W2389800961","https://openalex.org/W2327254200","https://openalex.org/W2287022550","https://openalex.org/W2147392939","https://openalex.org/W2144789955","https://openalex.org/W2113058922","https://openalex.org/W2108148093","https://openalex.org/W2031341053","https://openalex.org/W2027697249","https://openalex.org/W1995389502"],"abstract_inverted_index":{"In":[0],"this":[1,61,99],"paper,":[2],"a":[3,53,67,75,105],"method":[4],"is":[5],"described":[6],"which":[7],"can":[8],"be":[9,102],"used":[10],"to":[11,24,51,104,110],"predict":[12,111],"the":[13,19,27,56,64,72,78,96,112],"variation":[14],"of":[15,26,34,40,55,66,77,81,98,108,114],"circuit":[16,79],"performance,":[17],"e.g.":[18],"maximum":[20],"clock":[21,116],"rate,":[22],"due":[23],"fluctuations":[25],"semiconductor":[28],"manufacturing":[29],"process,":[30],"A":[31],"huge":[32],"amount":[33],"measurements":[35],"on":[36,60,120],"CMOS":[37,84],"test":[38],"devices":[39],"two":[41,82],"process":[42,85],"generations":[43,86],"(0.8":[44],"and":[45,63,88,117],"0.5":[46],"micron)":[47,90],"has":[48,91],"been":[49,92],"performed":[50],"develop":[52],"description":[54],"statistical":[57],"variations.":[58],"Based":[59],"data":[62,118],"use":[65],"physical":[68],"simulation":[69],"model":[70],"for":[71],"MOS":[73],"devices,":[74],"prediction":[76],"performance":[80],"future":[83,121],"(0.35":[87],"0.25":[89],"undertaken.":[93],"At":[94],"least,":[95],"results":[97],"study":[100],"will":[101],"applied":[103],"special":[106],"type":[107],"circuits,":[109],"feasibility":[113],"synchronous":[115],"distribution":[119],"ULSI":[122],"devices.":[123]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2136114966","counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2024-12-13T13:23:59.728449","created_date":"2016-06-24"}