乐胖代购免代理版

{"id":"https://openalex.org/W1988459146","doi":"https://doi.org/10.1109/dft.2006.59","title":"SET Fault Tolerant Combinational Circuits Based on Majority Logic","display_name":"SET Fault Tolerant Combinational Circuits Based on Majority Logic","publication_year":2006,"publication_date":"2006-10-01","ids":{"openalex":"https://openalex.org/W1988459146","doi":"https://doi.org/10.1109/dft.2006.59","mag":"1988459146"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2006.59","pdf_url":null,"source":{"id":"https://openalex.org/S4210201526","display_name":"Proceedings","issn_l":"1550-5774","issn":["1550-5774","2377-7966"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068660151","display_name":"Alisson M. Michels","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"A. Michels","raw_affiliation_strings":["Escola de Engenharia, UFRGS, Porto Alegre"],"affiliations":[{"raw_affiliation_string":"Escola de Engenharia, UFRGS, Porto Alegre","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069788620","display_name":"Lorenzo Petroli","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"L. Petroli","raw_affiliation_strings":["Escola de Engenharia, UFRGS, Porto Alegre"],"affiliations":[{"raw_affiliation_string":"Escola de Engenharia, UFRGS, Porto Alegre","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014901784","display_name":"Carlos Lisboa","orcid":"https://orcid.org/0000-0003-2030-942X"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"C.A.L. Lisboa","raw_affiliation_strings":["Escola de Engenharia, UFRGS, Porto Alegre"],"affiliations":[{"raw_affiliation_string":"Escola de Engenharia, UFRGS, Porto Alegre","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024813896","display_name":"Fernanda Lima Kastensmidt","orcid":"https://orcid.org/0000-0001-5767-8582"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"F. Kastensmidt","raw_affiliation_strings":["Escola de Engenharia, UFRGS, Porto Alegre"],"affiliations":[{"raw_affiliation_string":"Escola de Engenharia, UFRGS, Porto Alegre","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062358729","display_name":"Luigi Carro","orcid":"https://orcid.org/0000-0002-7402-4780"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"L. Carro","raw_affiliation_strings":["Escola de Engenharia, UFRGS, Porto Alegre"],"affiliations":[{"raw_affiliation_string":"Escola de Engenharia, UFRGS, Porto Alegre","institution_ids":["https://openalex.org/I130442723"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.819,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":13,"citation_normalized_percentile":{"value":0.809421,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":84,"max":85},"biblio":{"volume":null,"issue":null,"first_page":"345","last_page":"352"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9983,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.78713334},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.62789124},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4753047}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.78713334},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.62789124},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6236867},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6079312},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.59879225},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.54890966},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5054052},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4753047},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43556833},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.42984605},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4236888},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32391348},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.31177425},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22713298},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.120993525},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.102045566},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2006.59","pdf_url":null,"source":{"id":"https://openalex.org/S4210201526","display_name":"Proceedings","issn_l":"1550-5774","issn":["1550-5774","2377-7966"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, justice, and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.77}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":13,"referenced_works":["https://openalex.org/W1513838990","https://openalex.org/W2007878205","https://openalex.org/W2013185880","https://openalex.org/W2030501553","https://openalex.org/W2048125104","https://openalex.org/W2063837668","https://openalex.org/W2102135455","https://openalex.org/W2114013216","https://openalex.org/W2132387933","https://openalex.org/W2135689050","https://openalex.org/W2167950192","https://openalex.org/W2497735908","https://openalex.org/W4229966209"],"related_works":["https://openalex.org/W573124066","https://openalex.org/W2543766998","https://openalex.org/W2135500595","https://openalex.org/W2106889348","https://openalex.org/W2085176210","https://openalex.org/W2083793411","https://openalex.org/W2069145203","https://openalex.org/W1969171031","https://openalex.org/W1702800398","https://openalex.org/W1592424226"],"abstract_inverted_index":{"This":[0],"work":[1],"proposes":[2],"the":[3,33,75,98,102,112,125,137],"use":[4,76],"of":[5,25,77,105,116],"analog":[6,34],"majority":[7,78,94],"gates":[8,95],"to":[9,17,45,69,90,134,147],"implement":[10,46,70,91],"combinational":[11,72],"circuits":[12,41],"that":[13,28,39,83,96,136,151],"are":[14,152],"intrinsically":[15],"tolerant":[16,49,93,142,157],"transient":[18],"faults.":[19],"We":[20],"propose":[21],"a":[22,52,84],"new":[23],"type":[24],"voter":[26,86],"circuit":[27],"uses":[29],"some":[30,148],"knowledge":[31],"from":[32],"design":[35],"arena,":[36],"and":[37,108,114,124,130,143],"show":[38],"these":[40],"can":[42,87],"be":[43,88],"used":[44,68,89],"fully":[47],"fault":[48,92,141,156],"modules,":[50],"in":[51,132],"more":[53],"efficient":[54],"way":[55],"than":[56],"using":[57,120],"triple":[58],"modular":[59],"redundancy":[60],"(TMR).":[61],"Second,":[62],"based":[63],"on":[64],"already":[65],"known":[66],"techniques":[67],"any":[71],"function":[73],"with":[74],"gates,":[79],"it":[80],"is":[81,128,140],"proven":[82],"semi-analog":[85],"perform":[97],"same":[99],"functions":[100],"as":[101],"regular":[103],"combinations":[104],"AND,":[106],"OR":[107],"INVERTER":[109],"gates.":[110],"Finally,":[111],"implementation":[113],"test":[115],"an":[117],"adder":[118],"circuit,":[119],"both":[121],"conventional":[122],"TMR":[123],"proposed":[126,138],"solution,":[127],"described":[129],"analyzed,":[131],"order":[133],"confirm":[135],"solution":[139],"also":[144],"compares":[145],"favorably":[146],"classic":[149],"designs":[150],"not":[153],"100":[154],"percent":[155]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W1988459146","counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2024-12-12T18:15:11.467196","created_date":"2016-06-24"}