{"id":"https://openalex.org/W4391584696","doi":"https://doi.org/10.1109/dessert61349.2023.10416510","title":"Overview of the modern SoC design technologies and open softprocessor architectures","display_name":"Overview of the modern SoC design technologies and open softprocessor architectures","publication_year":2023,"publication_date":"2023-10-13","ids":{"openalex":"https://openalex.org/W4391584696","doi":"https://doi.org/10.1109/dessert61349.2023.10416510"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/dessert61349.2023.10416510","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047837876","display_name":"Maryna M\u0456roshnyk","orcid":"https://orcid.org/0000-0002-2231-2529"},"institutions":[{"id":"https://openalex.org/I8765205","display_name":"V. N. Karazin Kharkiv National University","ror":"https://ror.org/03ftejk10","country_code":"UA","type":"education","lineage":["https://openalex.org/I8765205"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Maryna Miroshnyk","raw_affiliation_strings":["Department of Theoretical and Applied Systems Engineering, Karazin V. N. Kharkiv National University, Kharkiv, Ukraine"],"affiliations":[{"raw_affiliation_string":"Department of Theoretical and Applied Systems Engineering, Karazin V. N. Kharkiv National University, Kharkiv, Ukraine","institution_ids":["https://openalex.org/I8765205"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008981399","display_name":"Inna Filippenko","orcid":"https://orcid.org/0000-0002-3584-2107"},"institutions":[{"id":"https://openalex.org/I8765205","display_name":"V. N. Karazin Kharkiv National University","ror":"https://ror.org/03ftejk10","country_code":"UA","type":"education","lineage":["https://openalex.org/I8765205"]},{"id":"https://openalex.org/I107158390","display_name":"Kharkiv National University of Radio Electronics","ror":"https://ror.org/01ctj1b90","country_code":"UA","type":"education","lineage":["https://openalex.org/I107158390"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Inna Filippenko","raw_affiliation_strings":["Design Automation Department, Kharkiv National University of Radio Electronics, Kharkiv, Ukraine"],"affiliations":[{"raw_affiliation_string":"Design Automation Department, Kharkiv National University of Radio Electronics, Kharkiv, Ukraine","institution_ids":["https://openalex.org/I8765205","https://openalex.org/I107158390"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014218987","display_name":"Valentyn Korniienko","orcid":"https://orcid.org/0000-0001-7070-5127"},"institutions":[{"id":"https://openalex.org/I8765205","display_name":"V. N. Karazin Kharkiv National University","ror":"https://ror.org/03ftejk10","country_code":"UA","type":"education","lineage":["https://openalex.org/I8765205"]},{"id":"https://openalex.org/I107158390","display_name":"Kharkiv National University of Radio Electronics","ror":"https://ror.org/01ctj1b90","country_code":"UA","type":"education","lineage":["https://openalex.org/I107158390"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Valentyn Korniienko","raw_affiliation_strings":["Design Automation Department, Kharkiv National University of Radio Electronics, Kharkiv, Ukraine"],"affiliations":[{"raw_affiliation_string":"Design Automation Department, Kharkiv National University of Radio Electronics, Kharkiv, Ukraine","institution_ids":["https://openalex.org/I8765205","https://openalex.org/I107158390"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017713857","display_name":"Alexander Shkil","orcid":null},"institutions":[{"id":"https://openalex.org/I8765205","display_name":"V. N. Karazin Kharkiv National University","ror":"https://ror.org/03ftejk10","country_code":"UA","type":"education","lineage":["https://openalex.org/I8765205"]},{"id":"https://openalex.org/I107158390","display_name":"Kharkiv National University of Radio Electronics","ror":"https://ror.org/01ctj1b90","country_code":"UA","type":"education","lineage":["https://openalex.org/I107158390"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Alexander Shkil","raw_affiliation_strings":["Design Automation Department, Kharkiv National University of Radio Electronics, Kharkiv, Ukraine"],"affiliations":[{"raw_affiliation_string":"Design Automation Department, Kharkiv National University of Radio Electronics, Kharkiv, Ukraine","institution_ids":["https://openalex.org/I8765205","https://openalex.org/I107158390"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5093874866","display_name":"Miroshnyk Anatolii","orcid":null},"institutions":[{"id":"https://openalex.org/I8765205","display_name":"V. N. Karazin Kharkiv National University","ror":"https://ror.org/03ftejk10","country_code":"UA","type":"education","lineage":["https://openalex.org/I8765205"]},{"id":"https://openalex.org/I107158390","display_name":"Kharkiv National University of Radio Electronics","ror":"https://ror.org/01ctj1b90","country_code":"UA","type":"education","lineage":["https://openalex.org/I107158390"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Miroshnyk Anatolii","raw_affiliation_strings":["Design Automation Department, Kharkiv National University of Radio Electronics, Kharkiv, Ukraine"],"affiliations":[{"raw_affiliation_string":"Design Automation Department, Kharkiv National University of Radio Electronics, Kharkiv, Ukraine","institution_ids":["https://openalex.org/I8765205","https://openalex.org/I107158390"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":67},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9985,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.59606004},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.502347},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32266042}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/dessert61349.2023.10416510","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.53}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":20,"referenced_works":["https://openalex.org/W2327237337","https://openalex.org/W2562276894","https://openalex.org/W2808484818","https://openalex.org/W2963255460","https://openalex.org/W3002246177","https://openalex.org/W3013297713","https://openalex.org/W3027553599","https://openalex.org/W3106640704","https://openalex.org/W3135384844","https://openalex.org/W3161616500","https://openalex.org/W3168913779","https://openalex.org/W3179869559","https://openalex.org/W3186408724","https://openalex.org/W3188130968","https://openalex.org/W3211238175","https://openalex.org/W4205606514","https://openalex.org/W4212818467","https://openalex.org/W4295787396","https://openalex.org/W4295864697","https://openalex.org/W4306744182"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2530322880","https://openalex.org/W2478288626","https://openalex.org/W2390279801","https://openalex.org/W2382290278","https://openalex.org/W2376932109","https://openalex.org/W2358668433","https://openalex.org/W2350741829","https://openalex.org/W2001405890","https://openalex.org/W1596801655"],"abstract_inverted_index":{"The":[0,14,39,56,74],"analysis":[1,93],"of":[2,16,30,41,66,69,81],"existing":[3,57],"platforms":[4],"and":[5,32,48,84],"tools":[6,86],"for":[7,91],"designing":[8],"systems":[9,36,83],"on":[10,44,52],"chip":[11],"is":[12],"given.":[13],"variants":[15],"soft-processor":[17],"architectures":[18],"that":[19],"are":[20,26,37,72,94],"relevant":[21],"at":[22],"the":[23,45,64,70,79],"current":[24],"moment":[25],"considered,":[27],"prospective":[28],"directions":[29],"research":[31],"integration":[33],"into":[34],"embedded":[35,82],"determined.":[38],"overview":[40],"solutions":[42,58],"based":[43,51],"RISC-V":[46],"architecture":[47],"softcore":[49],"processors":[50],"them":[53],"was":[54],"conducted.":[55],"from":[59],"FPGA":[60],"vendors":[61],"to":[62],"realize":[63],"possibilities":[65],"partial":[67],"reconfiguration":[68],"system":[71],"considered.":[73],"typical":[75],"problems":[76],"encountered":[77],"in":[78],"design":[80],"possible":[85],"which":[87],"can":[88],"be":[89],"used":[90],"requirements":[92],"presented.":[95]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4391584696","counts_by_year":[],"updated_date":"2025-01-09T08:44:05.333159","created_date":"2024-02-07"}