{"id":"https://openalex.org/W3159104910","doi":"https://doi.org/10.1109/ddecs52668.2021.9417066","title":"Synthesis of approximate circuits for LUT-based FPGAs","display_name":"Synthesis of approximate circuits for LUT-based FPGAs","publication_year":2021,"publication_date":"2021-04-07","ids":{"openalex":"https://openalex.org/W3159104910","doi":"https://doi.org/10.1109/ddecs52668.2021.9417066","mag":"3159104910"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs52668.2021.9417066","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086941203","display_name":"Zden\u011bk Va\u0161\u00ed\u010dek","orcid":"https://orcid.org/0000-0002-2279-5217"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Zdenek Vasicek","raw_affiliation_strings":["Faculty of Information Technology, IT4Innovations Centre of Excellence, Brno University of Technology, Brno, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, IT4Innovations Centre of Excellence, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5086941203"],"corresponding_institution_ids":["https://openalex.org/I60587646"],"apc_list":null,"apc_paid":null,"fwci":0.735,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.364845,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":67,"max":72},"biblio":{"volume":null,"issue":null,"first_page":"17","last_page":"22"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7372531},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6102618},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5393216}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8084866},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7733712},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7372531},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6915594},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6102618},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5393216},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.48316616},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.46187663},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.43230468},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4211626},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.381768},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36368686},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.31805333},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2761858},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.082439095},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs52668.2021.9417066","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":19,"referenced_works":["https://openalex.org/W2026005150","https://openalex.org/W2122410182","https://openalex.org/W2244005500","https://openalex.org/W2265166184","https://openalex.org/W2399535694","https://openalex.org/W2612139336","https://openalex.org/W2623293810","https://openalex.org/W2799036754","https://openalex.org/W2799255431","https://openalex.org/W2800719180","https://openalex.org/W2996685260","https://openalex.org/W3071517735","https://openalex.org/W3092362650","https://openalex.org/W3101943602","https://openalex.org/W3116004803","https://openalex.org/W4229947305","https://openalex.org/W4239085833","https://openalex.org/W4244802472","https://openalex.org/W4299487805"],"related_works":["https://openalex.org/W4255564979","https://openalex.org/W4231267350","https://openalex.org/W2159724425","https://openalex.org/W2155289750","https://openalex.org/W2149339590","https://openalex.org/W2117956479","https://openalex.org/W2053477566","https://openalex.org/W2003435315","https://openalex.org/W1998195961","https://openalex.org/W1748531671"],"abstract_inverted_index":{"Approximate":[0],"computing":[1],"is":[2,27],"an":[3,90],"emerging":[4],"paradigm":[5],"that":[6,34,70],"trades":[7],"the":[8,35,71,113,123,153,163,184],"accuracy":[9],"of":[10,17,31,47,97,115,122,125,169,186,190],"computation":[11],"to":[12,144,152],"achieve":[13,158],"gain":[14,53,80],"in":[15,54,58,63,83,105,132,183],"terms":[16],"design":[18,92],"area,":[19],"critical":[20],"path":[21],"delay":[22,120],"and/or":[23,56],"power":[24],"consumption.":[25],"There":[26],"a":[28,51],"rich":[29],"body":[30],"literature":[32],"showing":[33],"approximate":[36,72,99,141,176],"hardware":[37],"components":[38,73,100],"serving":[39],"as":[40],"basic":[41],"building":[42],"blocks":[43],"for":[44,60,76,94,103],"energy-efficient":[45],"implementation":[46],"complex":[48],"systems":[49],"offer":[50,78],"remarkable":[52],"efficiency":[55],"performance":[57],"exchange":[59],"small":[61],"losses":[62],"output":[64],"quality.":[65],"However,":[66],"recent":[67],"studies":[68],"revealed":[69],"optimized":[74,102],"mainly":[75],"ASICs":[77],"asymmetric":[79],"when":[81,161],"used":[82],"FPGAs.":[84,107],"In":[85],"this":[86,136],"work,":[87],"we":[88,138],"present":[89],"iterative":[91],"method":[93,109],"automated":[95],"synthesis":[96],"elementary":[98],"natively":[101],"usage":[104],"LUT-based":[106],"The":[108,174],"takes":[110],"into":[111],"account":[112],"number":[114,124,168],"LUTs":[116,170],"and":[117,127,146,149,171,178,193],"LUT-level":[118],"propagation":[119,172],"instead":[121],"gates":[126],"logic":[128],"levels":[129],"typically":[130],"considered":[131,162],"other":[133],"works.":[134],"Using":[135],"method,":[137],"synthesized":[139],"various":[140],"adders":[142,177],"(up":[143],"64-bit)":[145],"multipliers":[147,179],"(8-bit":[148],"16-bit).":[150],"Compared":[151],"current":[154],"state-of-the-art,":[155],"our":[156],"designs":[157],"better":[159],"trade-off":[160],"worst":[164],"case":[165],"absolute":[166],"error,":[167],"delay.":[173],"discovered":[175],"are":[180],"available":[181],"online":[182],"form":[185],"Verilog":[187],"netlists":[188],"consisting":[189],"4,":[191],"5":[192],"6-input":[194],"LUTs.":[195]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W3159104910","counts_by_year":[{"year":2021,"cited_by_count":2}],"updated_date":"2024-12-11T10:46:54.971074","created_date":"2021-05-10"}