乐胖代购免代理版

{"id":"https://openalex.org/W4245518849","doi":"https://doi.org/10.1109/date.2009.5090741","title":"Design of compact imperfection-immune CNFET layouts for standard-cell-based logic synthesis","display_name":"Design of compact imperfection-immune CNFET layouts for standard-cell-based logic synthesis","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W4245518849","doi":"https://doi.org/10.1109/date.2009.5090741"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090741","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://infoscience.epfl.ch/record/130659/files/atienza-06.2_3-DATE2009.PDF","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111926197","display_name":"Shashikanth Bobba","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"funder","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"S. Bobba","raw_affiliation_strings":["LSI-EPFL, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"LSI-EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100436765","display_name":"Jie Zhang","orcid":"https://orcid.org/0000-0002-5449-9412"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"funder","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"None Jie Zhang","raw_affiliation_strings":["ESL EPFL, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"ESL EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079755983","display_name":"Antonio Pullini","orcid":"https://orcid.org/0000-0001-6709-4214"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"funder","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"A. Pullini","raw_affiliation_strings":["LSI-EPFL, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"LSI-EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074236306","display_name":"David Atienza","orcid":"https://orcid.org/0000-0001-9536-4947"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"funder","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Atienza","raw_affiliation_strings":["University of Stanford, Stanford, USA"],"affiliations":[{"raw_affiliation_string":"University of Stanford, Stanford, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"funder","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"G. De Micheli","raw_affiliation_strings":["LSI-EPFL, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"LSI-EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.366,"has_fulltext":true,"fulltext_origin":"pdf","cited_by_count":24,"citation_normalized_percentile":{"value":0.874838,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":91},"biblio":{"volume":null,"issue":null,"first_page":"616","last_page":"621"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9985,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4842186}],"concepts":[{"id":"https://openalex.org/C58916441","wikidata":"https://www.wikidata.org/wiki/Q1778563","display_name":"Carbon nanotube field-effect transistor","level":5,"score":0.6806419},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.67980444},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.60485464},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.60147536},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5671787},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49964762},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4842186},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.43491945},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28884345},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25462914},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.25403738},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23304638},{"id":"https://openalex.org/C145598152","wikidata":"https://www.wikidata.org/wiki/Q176097","display_name":"Field-effect transistor","level":4,"score":0.20077184}],"mesh":[],"locations_count":2,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090741","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},{"is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/130659","pdf_url":"https://infoscience.epfl.ch/record/130659/files/atienza-06.2_3-DATE2009.PDF","source":{"id":"https://openalex.org/S4306400488","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true}],"best_oa_location":{"is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/130659","pdf_url":"https://infoscience.epfl.ch/record/130659/files/atienza-06.2_3-DATE2009.PDF","source":{"id":"https://openalex.org/S4306400488","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.42}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":15,"referenced_works":["https://openalex.org/W1964189680","https://openalex.org/W1981374083","https://openalex.org/W2002453109","https://openalex.org/W2032324308","https://openalex.org/W2036488529","https://openalex.org/W2045245306","https://openalex.org/W2078264694","https://openalex.org/W2105831459","https://openalex.org/W2123565860","https://openalex.org/W2139285342","https://openalex.org/W2146669227","https://openalex.org/W2156694126","https://openalex.org/W2157024459","https://openalex.org/W2172161464","https://openalex.org/W4232182869"],"related_works":["https://openalex.org/W98453623","https://openalex.org/W4380881976","https://openalex.org/W3193351953","https://openalex.org/W3150791155","https://openalex.org/W2891188466","https://openalex.org/W2340624421","https://openalex.org/W2226796451","https://openalex.org/W2170979950","https://openalex.org/W2053966050","https://openalex.org/W1900707063"],"abstract_inverted_index":{"The":[0],"quest":[1],"for":[2,24],"technologies":[3],"with":[4,131,163],"superior":[5],"device":[6],"characteristics":[7],"has":[8],"showcased":[9],"Carbon":[10,34],"Nanotube":[11,35],"Field":[12],"Effect":[13],"Transistors":[14],"(CNFETs)":[15],"into":[16],"limelight.":[17],"Among":[18],"the":[19,95,134],"several":[20],"design":[21,57,90,98],"aspects":[22],"necessary":[23],"today's":[25],"grail":[26],"in":[27,143,146],"CNFET":[28,82],"technology,":[29],"achieving":[30],"functional":[31,66],"immunity":[32,67],"to":[33,59,68,86,120,133,157],"(CNT)":[36],"manufacturing":[37],"issues":[38],"(such":[39],"as":[40,72],"mispositioned":[41,69],"CNTs":[42],"and":[43,111,148],"metallic":[44],"CNTs)":[45],"is":[46],"of":[47,75,139],"paramount":[48],"importance.":[49],"In":[50],"this":[51,76],"work":[52],"we":[53,78],"present":[54],"a":[55,81,88,103,125,158],"new":[56],"technique":[58],"build":[60],"compact":[61],"layouts":[62],"while":[63],"ensuring":[64],"100%":[65],"CNTs.":[70],"Then,":[71],"second":[73],"contribution":[74],"work,":[77],"have":[79],"developed":[80],"Design":[83],"Kit":[84],"(DK)":[85],"realize":[87],"complete":[89],"flow":[91,101],"from":[92],"logic-to-GDSII":[93],"traversing":[94],"conventional":[96],"CMOS":[97,110,160],"flow.":[99],"This":[100,114],"enables":[102],"framework":[104],"that":[105],"allows":[106],"accurate":[107],"comparison":[108],"between":[109],"CNFET-based":[112,126],"circuits.":[113],"paper":[115],"also":[116],"presents":[117],"simulation":[118],"results":[119],"illustrate":[121],"such":[122],"analysis,":[123],"namely,":[124],"inverter":[127,161],"can":[128],"achieve":[129],"gains,":[130],"respect":[132],"Energy-Delay":[135],"Product":[136],"(EDP)":[137],"metric,":[138],"more":[140],"than":[141,153],"4\u00d7":[142],"delay,":[144],"2\u00d7":[145],"energy/cycle":[147],"significant":[149],"area":[150],"savings":[151],"(more":[152],"30%)":[154],"when":[155],"compared":[156],"corresponding":[159],"benchmarked":[162],"an":[164],"industrial":[165],"65nm":[166],"technology.":[167]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4245518849","counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-04-24T09:36:15.956683","created_date":"2022-05-12"}