{"id":"https://openalex.org/W2170683481","doi":"https://doi.org/10.1109/date.2005.221","title":"Nano-Sim: A Step Wise Equivalent Conductance based Statistical Simulator for Nanotechnology Circuit Design","display_name":"Nano-Sim: A Step Wise Equivalent Conductance based Statistical Simulator for Nanotechnology Circuit Design","publication_year":2005,"publication_date":"2005-04-01","ids":{"openalex":"https://openalex.org/W2170683481","doi":"https://doi.org/10.1109/date.2005.221","mag":"2170683481"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2005.221","pdf_url":null,"source":{"id":"https://openalex.org/S4306418181","display_name":"Design, Automation, and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["arxiv","crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-00181202/document","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077998019","display_name":"Bharat Sukhwani","orcid":"https://orcid.org/0000-0002-3703-2554"},"institutions":[],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Sukhwani","raw_affiliation_strings":["Electrical and Computer Engineering (United States)"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering (United States)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037125824","display_name":"U. Padmanabhan","orcid":null},"institutions":[],"countries":["US"],"is_corresponding":false,"raw_author_name":"U. Padmanabhan","raw_affiliation_strings":["Electrical and Computer Engineering (United States)"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering (United States)","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071181702","display_name":"J.M. Wang","orcid":null},"institutions":[],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.M. Wang","raw_affiliation_strings":["Electrical and Computer Engineering (United States)"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering (United States)","institution_ids":[]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"pdf","cited_by_count":3,"citation_normalized_percentile":{"value":0.616125,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":71,"max":74},"biblio":{"volume":null,"issue":null,"first_page":"758","last_page":"763"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.630417},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.5370141},{"id":"https://openalex.org/keywords/nanoelectronics","display_name":"Nanoelectronics","score":0.51610315}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6968535},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.630417},{"id":"https://openalex.org/C2777052490","wikidata":"https://www.wikidata.org/wiki/Q5072826","display_name":"Chaotic","level":2,"score":0.5648907},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.5642368},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.5370141},{"id":"https://openalex.org/C2780357685","wikidata":"https://www.wikidata.org/wiki/Q154357","display_name":"Nano-","level":2,"score":0.5278639},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.51696175},{"id":"https://openalex.org/C141400236","wikidata":"https://www.wikidata.org/wiki/Q1479544","display_name":"Nanoelectronics","level":2,"score":0.51610315},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46994522},{"id":"https://openalex.org/C93226319","wikidata":"https://www.wikidata.org/wiki/Q193137","display_name":"Differential (mechanical device)","level":2,"score":0.4636501},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.4427532},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.41671878},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.27388972},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25837806},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.12986693},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11087015},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.105092466},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.083672136},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2005.221","pdf_url":null,"source":{"id":"https://openalex.org/S4306418181","display_name":"Design, Automation, and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},{"is_oa":true,"landing_page_url":"https://hal.science/hal-00181202","pdf_url":"https://hal.science/hal-00181202/document","source":null,"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false},{"is_oa":true,"landing_page_url":"https://arxiv.org/abs/0710.4633","pdf_url":"https://arxiv.org/pdf/0710.4633","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":["Cornell University"],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false},{"is_oa":true,"landing_page_url":"https://hal.science/hal-00181202/file/228820758.pdf","pdf_url":"https://hal.science/hal-00181202/file/228820758.pdf","source":null,"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false},{"is_oa":false,"landing_page_url":"https://api.datacite.org/dois/10.48550/arxiv.0710.4633","pdf_url":null,"source":{"id":"https://openalex.org/S4393179698","display_name":"DataCite API","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210145204","host_organization_name":"DataCite","host_organization_lineage":["https://openalex.org/I4210145204"],"host_organization_lineage_names":["DataCite"],"type":"metadata"},"license":null,"license_id":null,"version":null}],"best_oa_location":{"is_oa":true,"landing_page_url":"https://hal.science/hal-00181202","pdf_url":"https://hal.science/hal-00181202/document","source":null,"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false},"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":["https://openalex.org/W2170683481","https://openalex.org/W3101152849"],"referenced_works_count":16,"referenced_works":["https://openalex.org/W1538481674","https://openalex.org/W2098760335","https://openalex.org/W2115794545","https://openalex.org/W2117268327","https://openalex.org/W2117787964","https://openalex.org/W2131802690","https://openalex.org/W2135436810","https://openalex.org/W2145137020","https://openalex.org/W2147334865","https://openalex.org/W2161156247","https://openalex.org/W2162058569","https://openalex.org/W2162717078","https://openalex.org/W2477082520","https://openalex.org/W4236079834","https://openalex.org/W4242199054","https://openalex.org/W4254650938"],"related_works":["https://openalex.org/W98480971","https://openalex.org/W4229452466","https://openalex.org/W2966276069","https://openalex.org/W2164382479","https://openalex.org/W2150291671","https://openalex.org/W2146343568","https://openalex.org/W2058965144","https://openalex.org/W2027972911","https://openalex.org/W2013643406","https://openalex.org/W2000787201"],"abstract_inverted_index":{"New":[0],"nanotechnology":[1,50],"based":[2],"devices":[3,7,17,51],"are":[4],"replacing":[5],"CMOS":[6,10],"to":[8,27],"overcome":[9],"technology's":[11],"scaling":[12],"limitations.":[13],"However,":[14],"many":[15],"such":[16],"exhibit":[18],"nonmonotonic":[19],"I-V":[20],"characteristics":[21],"and":[22,34,56],"uncertain":[23,53],"properties":[24],"which":[25],"lead":[26],"the":[28,35],"negative":[29,57],"differential":[30,58],"resistance":[31,59],"(NDR)":[32,60],"problem":[33],"chaotic":[36],"performance.":[37],"This":[38],"paper":[39],"proposes":[40],"a":[41,66],"new":[42],"circuit":[43],"simulation":[44],"approach":[45],"that":[46],"can":[47],"effectively":[48],"simulate":[49],"with":[52,71],"input":[54],"sources":[55],"problem.":[61],"The":[62],"experimental":[63],"results":[64],"show":[65],"20-30":[67],"times":[68],"speedup":[69],"comparing":[70],"existing":[72],"simulators.":[73]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2170683481","counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2024-12-12T21:13:58.784026","created_date":"2016-06-24"}