{"id":"https://openalex.org/W4243745062","doi":"https://doi.org/10.1109/date.2002.998317","title":"A hierarchical test scheme for system-on-chip designs","display_name":"A hierarchical test scheme for system-on-chip designs","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W4243745062","doi":"https://doi.org/10.1109/date.2002.998317"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2002.998317","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100741020","display_name":"Jin-Fu Li","orcid":"https://orcid.org/0000-0003-1961-9674"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"None Jin-Fu Li","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014702810","display_name":"Hsin-Jung Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"None Hsin-Jung Huang","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044460361","display_name":"Jeng-Bin Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"None Jeng-Bin Chen","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112020551","display_name":"C.-P. Su","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"None Chih-Ping Su","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075548524","display_name":"Cheng\u2010Wen Wu","orcid":"https://orcid.org/0000-0001-8614-7908"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"None Cheng-Wen Wu","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101454635","display_name":"Chuang Cheng","orcid":"https://orcid.org/0009-0004-3793-420X"},"institutions":[{"id":"https://openalex.org/I4210112000","display_name":"Faraday Technology (Taiwan)","ror":"https://ror.org/021wyrx76","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210112000"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"None Chuang Cheng","raw_affiliation_strings":["Faraday Technology Corporation, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Faraday Technology Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210112000"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002358125","display_name":"Shao-I Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210112000","display_name":"Faraday Technology (Taiwan)","ror":"https://ror.org/021wyrx76","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210112000"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"None Shao-I Chen","raw_affiliation_strings":["Faraday Technology Corporation, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Faraday Technology Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210112000"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111972639","display_name":"Chi-Yi Hwang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210112000","display_name":"Faraday Technology (Taiwan)","ror":"https://ror.org/021wyrx76","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210112000"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"None Chi-Yi Hwang","raw_affiliation_strings":["Faraday Technology Corporation, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Faraday Technology Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210112000"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5107920933","display_name":"Hsiao-Ping Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210112000","display_name":"Faraday Technology (Taiwan)","ror":"https://ror.org/021wyrx76","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210112000"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"None Hsiao-Ping Lin","raw_affiliation_strings":["Faraday Technology Corporation, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Faraday Technology Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210112000"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.819,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":6,"citation_normalized_percentile":{"value":0.601743,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":76,"max":77},"biblio":{"volume":null,"issue":null,"first_page":"486","last_page":"490"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9984,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.56580323},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.50520784},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.44208437}],"concepts":[{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.67572343},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.66827714},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6568197},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6478278},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6197738},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.59097034},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.57219994},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.56580323},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.50520784},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.46095163},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.44208437},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34570688},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.22092938},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22023761},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.21548066},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0859333},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2002.998317","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6,"display_name":"Industry, innovation and infrastructure"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":12,"referenced_works":["https://openalex.org/W1614172680","https://openalex.org/W1904830904","https://openalex.org/W1924406256","https://openalex.org/W1928666065","https://openalex.org/W1931458304","https://openalex.org/W2099089225","https://openalex.org/W2104548962","https://openalex.org/W2109857771","https://openalex.org/W2133058970","https://openalex.org/W2161365607","https://openalex.org/W2986407996","https://openalex.org/W4239296208"],"related_works":["https://openalex.org/W4299517068","https://openalex.org/W2384601745","https://openalex.org/W2371613897","https://openalex.org/W2130111591","https://openalex.org/W2129286312","https://openalex.org/W2116973616","https://openalex.org/W2114467145","https://openalex.org/W2099172406","https://openalex.org/W1997699367","https://openalex.org/W1537004663"],"abstract_inverted_index":{"System-on-chip":[0],"(SOC)":[1],"design":[2],"methodology":[3],"is":[4,18,36,44,66,89],"becoming":[5],"the":[6,9,70,79,93,96,103,107],"trend":[7],"in":[8,20],"IC":[10],"industry.":[11],"Integrating":[12],"reusable":[13],"cores":[14],"from":[15],"multiple":[16],"sources":[17],"essential":[19],"SOC":[21,52],"design,":[22],"and":[23,95,125],"different":[24,32],"design-for-testability":[25],"methodologies":[26],"are":[27],"usually":[28],"required":[29],"for":[30,51,73],"testing":[31],"cores.":[33],"Another":[34],"issue":[35],"test":[37,49,56,63,111,116],"integration.":[38],"The":[39,114],"purpose":[40],"of":[41,141],"this":[42,132],"paper":[43],"to":[45,68],"present":[46],"a":[47],"hierarchical":[48,62,115],"scheme":[50,118,133],"with":[53,106],"heterogeneous":[54],"core":[55],"anti":[57,122],"lest":[58],"access":[59,112],"methods.":[60],"A":[61,84],"manager":[64],"(HTM)":[65],"proposed":[67],"generate":[69],"control":[71,102,117],"signals":[72],"these":[74],"cores,":[75],"taking":[76],"into":[77],"account":[78],"IEEE":[80],"P1500":[81],"Standard":[82],"proposal.":[83],"standard":[85],"memory":[86,97],"BIST":[87,98,104],"interface":[88],"also":[90],"presented,":[91],"linking":[92],"HTM":[94],"circuit.":[99],"It":[100],"can":[101],"circuit":[105],"serial":[108],"or":[109],"parallel":[110],"mechanism.":[113],"has":[119,134],"low":[120],"area":[121,139],"pin":[123],"overhead,":[124],"high":[126],"flexibility.":[127],"An":[128],"industrial":[129],"case":[130],"using":[131],"been":[135],"designed,":[136],"showing":[137],"an":[138],"overhead":[140],"only":[142],"about":[143],"0.63%.":[144]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4243745062","counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2024-12-17T11:34:40.984690","created_date":"2022-05-12"}