{"id":"https://openalex.org/W2759953183","doi":"https://doi.org/10.1109/cluster.2017.94","title":"Runtime Techniques for Programming with Fast and Slow Memory","display_name":"Runtime Techniques for Programming with Fast and Slow Memory","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2759953183","doi":"https://doi.org/10.1109/cluster.2017.94","mag":"2759953183"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/cluster.2017.94","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086688855","display_name":"Xiang Ni","orcid":"https://orcid.org/0000-0002-2601-7367"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiang Ni","raw_affiliation_strings":["IBM T.J. Watson Research Center, Yorktown Heights, NY"],"affiliations":[{"raw_affiliation_string":"IBM T.J. Watson Research Center, Yorktown Heights, NY","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025115023","display_name":"Nikhil Jain","orcid":"https://orcid.org/0009-0002-1555-9125"},"institutions":[{"id":"https://openalex.org/I1282311441","display_name":"Lawrence Livermore National Laboratory","ror":"https://ror.org/041nk4h53","country_code":"US","type":"funder","lineage":["https://openalex.org/I1282311441","https://openalex.org/I1330989302","https://openalex.org/I198811213","https://openalex.org/I4210138311"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nikhil Jain","raw_affiliation_strings":["Center for Applied Scientific Computing, Lawrence Livermore National Laboratory, Livermore, CA"],"affiliations":[{"raw_affiliation_string":"Center for Applied Scientific Computing, Lawrence Livermore National Laboratory, Livermore, CA","institution_ids":["https://openalex.org/I1282311441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023790877","display_name":"Kavitha Chandrasekar","orcid":"https://orcid.org/0000-0003-4826-4286"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"funder","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kavitha Chandrasekar","raw_affiliation_strings":["Department of Computer Science, University of Illinois at Urbana-Champaign, Urbana, IL"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Illinois at Urbana-Champaign, Urbana, IL","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051465480","display_name":"Laxmikant V. Kal\u00e9","orcid":"https://orcid.org/0000-0001-9673-8445"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"funder","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Laxmikant V. Kale","raw_affiliation_strings":["Department of Computer Science, University of Illinois at Urbana-Champaign, Urbana, IL"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Illinois at Urbana-Champaign, Urbana, IL","institution_ids":["https://openalex.org/I157725225"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.17,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":1,"citation_normalized_percentile":{"value":0.196682,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":63,"max":71},"biblio":{"volume":null,"issue":null,"first_page":"147","last_page":"151"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12292","display_name":"Graph Theory and Algorithms","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9984,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.47804505},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.45413476},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.44439217}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.81192505},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6118137},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.53309745},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.49260718},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.47804505},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.46128148},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.45413476},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.44439217},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.43011415},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.31488752},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2354598},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.091282606},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/cluster.2017.94","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":3,"referenced_works":["https://openalex.org/W1971630691","https://openalex.org/W1986340747","https://openalex.org/W2166020518"],"related_works":["https://openalex.org/W4312264564","https://openalex.org/W4248614727","https://openalex.org/W3048967625","https://openalex.org/W2999459628","https://openalex.org/W2564569739","https://openalex.org/W2296275612","https://openalex.org/W2074563599","https://openalex.org/W2043352873","https://openalex.org/W1975444747","https://openalex.org/W1554378476"],"abstract_inverted_index":{"The":[0],"increase":[1,9],"in":[2,10,13,82],"memory":[3,32,42,71,89],"capacity":[4,95],"is":[5],"substantially":[6],"behind":[7],"the":[8,20,69,93],"computing":[11],"power":[12],"today's":[14],"supercomputers.":[15],"In":[16,49],"order":[17],"to":[18],"alleviate":[19],"effect":[21],"of":[22,68],"this":[23,50],"gap,":[24],"diverse":[25],"options":[26],"such":[27],"as":[28,66],"NVM":[29,63],"-":[30,39],"non-volatile":[31],"(less":[33],"expensive":[34],"but":[35,44],"slow)":[36],"and":[37,64,84],"HBM":[38,65],"high":[40],"bandwidth":[41],"(fast":[43],"expensive)":[45],"are":[46],"being":[47],"explored.":[48],"paper,":[51],"we":[52],"present":[53],"a":[54],"common":[55],"approach":[56,76],"using":[57,77,100],"parallel":[58],"runtime":[59],"techniques":[60],"for":[61],"utilizing":[62],"extensions":[67],"existing":[70],"hierarchy.":[72],"We":[73],"evaluate":[74],"our":[75],"matrix-matrix":[78],"multiplication":[79],"kernel":[80],"implemented":[81],"CHARM++":[83],"show":[85],"that":[86],"applications":[87],"with":[88],"requirement":[90],"four":[91],"times":[92],"HBM/DRAM":[94],"can":[96],"be":[97],"executed":[98],"efficiently":[99],"significantly":[101],"less":[102],"total":[103],"resources.":[104]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2759953183","counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-03-20T00:58:09.034360","created_date":"2017-10-06"}