{"id":"https://openalex.org/W2940429698","doi":"https://doi.org/10.1109/ciss.2019.8693054","title":"Multilevel Storage Cell Characterization and Behavior Modeling of a Crossbar Computational Array in ESF3 Flash Technology : (Invited Paper)","display_name":"Multilevel Storage Cell Characterization and Behavior Modeling of a Crossbar Computational Array in ESF3 Flash Technology : (Invited Paper)","publication_year":2019,"publication_date":"2019-03-01","ids":{"openalex":"https://openalex.org/W2940429698","doi":"https://doi.org/10.1109/ciss.2019.8693054","mag":"2940429698"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ciss.2019.8693054","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081183860","display_name":"Jonah P. Sengupta","orcid":null},"institutions":[{"id":"https://openalex.org/I145311948","display_name":"Johns Hopkins University","ror":"https://ror.org/00za53h95","country_code":"US","type":"funder","lineage":["https://openalex.org/I145311948"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jonah Sengupta","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Johns Hopkins University, Baltimore, Maryland"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Johns Hopkins University, Baltimore, Maryland","institution_ids":["https://openalex.org/I145311948"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042121171","display_name":"Gaspar Tognetti","orcid":null},"institutions":[{"id":"https://openalex.org/I145311948","display_name":"Johns Hopkins University","ror":"https://ror.org/00za53h95","country_code":"US","type":"funder","lineage":["https://openalex.org/I145311948"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gaspar Tognetti","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Johns Hopkins University, Baltimore, Maryland"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Johns Hopkins University, Baltimore, Maryland","institution_ids":["https://openalex.org/I145311948"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110258517","display_name":"Philippe O. Pouliquen","orcid":null},"institutions":[{"id":"https://openalex.org/I145311948","display_name":"Johns Hopkins University","ror":"https://ror.org/00za53h95","country_code":"US","type":"funder","lineage":["https://openalex.org/I145311948"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Philippe O. Pouliquen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Johns Hopkins University, Baltimore, Maryland"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Johns Hopkins University, Baltimore, Maryland","institution_ids":["https://openalex.org/I145311948"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057789499","display_name":"Andreas G. Andreou","orcid":"https://orcid.org/0000-0003-3826-600X"},"institutions":[{"id":"https://openalex.org/I145311948","display_name":"Johns Hopkins University","ror":"https://ror.org/00za53h95","country_code":"US","type":"funder","lineage":["https://openalex.org/I145311948"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andreas G. Andreou","raw_affiliation_strings":["Center for Language and Speech Processing, Johns Hopkins University, Baltimore, Maryland"],"affiliations":[{"raw_affiliation_string":"Center for Language and Speech Processing, Johns Hopkins University, Baltimore, Maryland","institution_ids":["https://openalex.org/I145311948"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":61},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9991,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9966,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.45057446},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.44398814},{"id":"https://openalex.org/keywords/flash-memory","display_name":"Flash Memory","score":0.42238247}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.73506165},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5814818},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.55858403},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4566142},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.45057446},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.44398814},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.43223518},{"id":"https://openalex.org/C2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","level":2,"score":0.42238247},{"id":"https://openalex.org/C194739806","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Computer data storage","level":2,"score":0.42072278},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.41888168},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.41120693},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ciss.2019.8693054","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.89}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":6,"referenced_works":["https://openalex.org/W1496777784","https://openalex.org/W2112796928","https://openalex.org/W2337713279","https://openalex.org/W2561926108","https://openalex.org/W2785784536","https://openalex.org/W2963385418"],"related_works":["https://openalex.org/W4312646851","https://openalex.org/W4312127475","https://openalex.org/W3128475717","https://openalex.org/W2382502424","https://openalex.org/W2353877220","https://openalex.org/W2140858703","https://openalex.org/W2031155269","https://openalex.org/W2025447045","https://openalex.org/W2014585568","https://openalex.org/W1880676300"],"abstract_inverted_index":{"Analog":[0],"and":[1,17,95,127],"mixed":[2],"signal":[3],"vector-matrix":[4],"multipliers":[5],"(VMMs)":[6],"in":[7,34,135],"non-volatile":[8],"memory":[9,89],"cells":[10],"provide":[11],"a":[12,39,72,83,118,136,148,154,160],"pathway":[13],"way":[14],"to":[15,28,121,130],"energy":[16],"area":[18],"efficient":[19],"computation":[20],"that":[21],"rivals":[22],"traditional":[23],"DSP":[24],"units.":[25],"The":[26],"ability":[27],"store":[29],"multiple":[30],"bits":[31],"of":[32,42,57,86,112,150],"data":[33],"each":[35],"floating-gate":[36],"device":[37],"for":[38,45,51,153],"long":[40],"amount":[41],"time":[43],"allows":[44],"ideal":[46],"use":[47],"as":[48],"hardware":[49],"accelerators":[50],"neural":[52],"networks.":[53],"However,":[54],"current":[55],"implementations":[56],"the":[58,80,103,113,123,132],"technology":[59],"are":[60,77],"impeded":[61],"by":[62],"large":[63],"peripheral":[64],"circuit":[65],"overhead.":[66],"In":[67,79],"this":[68],"work,":[69],"steps":[70],"towards":[71],"fully-realized":[73],"NVM-based":[74,133],"VMM":[75,114,134],"ASIC":[76],"taken.":[78],"55-nm":[81],"process,":[82],"test":[84],"array":[85,105,156],"embedded":[87],"NOR-flash":[88],"(ESF3)":[90],"from":[91],"SST":[92],"was":[93],"implemented":[94,116],"fabricated.":[96],"Multi-bit":[97],"storage":[98],"has":[99],"been":[100],"demonstrated":[101,146],"within":[102],"2\u00d72":[104],"via":[106],"voltage-mode":[107],"programming.":[108],"Secondly,":[109],"behavioral":[110],"emulation":[111],"is":[115,145],"on":[117,138],"Kintex-7":[119],"FPGA":[120],"prototype":[122],"digital":[124],"periphery,":[125],"algorithms,":[126],"configurations":[128],"necessary":[129],"embed":[131],"system":[137],"chip":[139],"(SoC).":[140],"Two":[141],"quadrant":[142],"kernel":[143],"processing":[144],"at":[147],"throughput":[149],"1.8":[151],"GOPs":[152],"72\u00d716":[155],"which":[157],"can":[158],"process":[159],"128\u00d7128":[161],"image":[162],"@":[163],"250":[164],"fps.":[165]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2940429698","counts_by_year":[],"updated_date":"2025-02-03T03:54:11.685229","created_date":"2019-04-25"}