乐胖代购免代理版

{"id":"https://openalex.org/W2098569223","doi":"https://doi.org/10.1109/cicc.2007.4405845","title":"Process/Product Interactions in a Concurrent Design Environment","display_name":"Process/Product Interactions in a Concurrent Design Environment","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2098569223","doi":"https://doi.org/10.1109/cicc.2007.4405845","mag":"2098569223"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2007.4405845","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030781590","display_name":"L.A. Bair","orcid":null},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Larry Bair","raw_affiliation_strings":["Adv. Micro Devices Boxborough, Boxborough"],"affiliations":[{"raw_affiliation_string":"Adv. Micro Devices Boxborough, Boxborough","institution_ids":["https://openalex.org/I1311921367"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5030781590"],"corresponding_institution_ids":["https://openalex.org/I1311921367"],"apc_list":null,"apc_paid":null,"fwci":1.169,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":9,"citation_normalized_percentile":{"value":0.700805,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":82,"max":83},"biblio":{"volume":null,"issue":null,"first_page":"779","last_page":"782"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9982,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9973,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/concurrent-engineering","display_name":"Concurrent engineering","score":0.86538315},{"id":"https://openalex.org/keywords/process-design","display_name":"Process design","score":0.53455365},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.48841685},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.45235234},{"id":"https://openalex.org/keywords/design-process","display_name":"Design process","score":0.4109285}],"concepts":[{"id":"https://openalex.org/C78382760","wikidata":"https://www.wikidata.org/wiki/Q2288649","display_name":"Concurrent engineering","level":3,"score":0.86538315},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.74777895},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5928595},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5354507},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.53455365},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.48841685},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.45235234},{"id":"https://openalex.org/C120823896","wikidata":"https://www.wikidata.org/wiki/Q1043226","display_name":"Product design","level":3,"score":0.45224983},{"id":"https://openalex.org/C19351080","wikidata":"https://www.wikidata.org/wiki/Q1395034","display_name":"New product development","level":2,"score":0.44788218},{"id":"https://openalex.org/C34972735","wikidata":"https://www.wikidata.org/wiki/Q2920267","display_name":"Engineering design process","level":2,"score":0.4269461},{"id":"https://openalex.org/C117671659","wikidata":"https://www.wikidata.org/wiki/Q11049265","display_name":"Manufacturing engineering","level":1,"score":0.4223939},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.4109285},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3808073},{"id":"https://openalex.org/C90673727","wikidata":"https://www.wikidata.org/wiki/Q901718","display_name":"Product (mathematics)","level":2,"score":0.36942214},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32499647},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2764116},{"id":"https://openalex.org/C54725748","wikidata":"https://www.wikidata.org/wiki/Q7247277","display_name":"Process integration","level":2,"score":0.24781033},{"id":"https://openalex.org/C21880701","wikidata":"https://www.wikidata.org/wiki/Q2144042","display_name":"Process engineering","level":1,"score":0.14108598},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2007.4405845","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.56,"display_name":"Industry, innovation and infrastructure"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":11,"referenced_works":["https://openalex.org/W1505220924","https://openalex.org/W1560300163","https://openalex.org/W2075059680","https://openalex.org/W2089578219","https://openalex.org/W2099938273","https://openalex.org/W2100880281","https://openalex.org/W2114131053","https://openalex.org/W2118590473","https://openalex.org/W2162787460","https://openalex.org/W2541857965","https://openalex.org/W2544454173"],"related_works":["https://openalex.org/W4300963202","https://openalex.org/W3176866230","https://openalex.org/W3097367360","https://openalex.org/W2561913379","https://openalex.org/W2380362485","https://openalex.org/W2375957266","https://openalex.org/W2262919062","https://openalex.org/W2098569223","https://openalex.org/W2020269474","https://openalex.org/W1977862504"],"abstract_inverted_index":{"The":[0],"interactions":[1,28],"between":[2],"VLSI":[3,62],"processes":[4],"and":[5,17,25,39,45,52],"the":[6],"products":[7],"built":[8],"in":[9,42],"them":[10],"continue":[11],"to":[12,33],"perplex":[13],"those":[14,18],"who":[15,19],"design":[16,40,44,54],"manufacture":[20],"semiconductor":[21],"chips.":[22],"Predicting,":[23],"preventing,":[24],"minimizing":[26],"these":[27],"is":[29],"compounded":[30],"by":[31],"attempts":[32],"minimize":[34],"time-to-market":[35],"through":[36],"concurrent":[37,58],"process":[38],"development":[41],"integrated":[43],"manufacturing":[46],"environments.":[47],"Past":[48],"experience,":[49],"engineering":[50],"conservatism,":[51],"flexible":[53],"techniques":[55],"enable":[56],"successful":[57],"deep":[59],"submicron":[60],"CMOS":[61],"designs.":[63]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2098569223","counts_by_year":[{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1}],"updated_date":"2024-12-10T02:38:22.500995","created_date":"2016-06-24"}