乐胖代购免代理版

{"id":"https://openalex.org/W2295818289","doi":"https://doi.org/10.1109/ats.2015.12","title":"A New Scan Flip Flop Design to Eliminate Performance Penalty of Scan","display_name":"A New Scan Flip Flop Design to Eliminate Performance Penalty of Scan","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W2295818289","doi":"https://doi.org/10.1109/ats.2015.12","mag":"2295818289"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2015.12","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078604240","display_name":"Satyadev Ahlawat","orcid":"https://orcid.org/0000-0003-0186-1446"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Satyadev Ahlawat","raw_affiliation_strings":["CADSL, Indian Institute of Technology Bombay, India"],"affiliations":[{"raw_affiliation_string":"CADSL, Indian Institute of Technology Bombay, India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018584319","display_name":"Jaynarayan Tudu","orcid":"https://orcid.org/0000-0002-0329-3190"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jaynarayan Tudu","raw_affiliation_strings":["Dept. of Computer Science and Automation, Indian Institute of Science Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Automation, Indian Institute of Science Bangalore, India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059600435","display_name":"A. Matrosova","orcid":"https://orcid.org/0000-0002-8662-4740"},"institutions":[{"id":"https://openalex.org/I196355604","display_name":"National Research Tomsk State University","ror":"https://ror.org/02he2nc27","country_code":"RU","type":"education","lineage":["https://openalex.org/I196355604"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Anzhela Matrosova","raw_affiliation_strings":["Dept. of Applied Mathematics and Cybernatics, Tomsk State University, Russia"],"affiliations":[{"raw_affiliation_string":"Dept. of Applied Mathematics and Cybernatics, Tomsk State University, Russia","institution_ids":["https://openalex.org/I196355604"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073587430","display_name":"Virendra Singh","orcid":"https://orcid.org/0000-0002-7035-7844"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Virendra Singh","raw_affiliation_strings":["CADSL, Indian Institute of Technology Bombay, India"],"affiliations":[{"raw_affiliation_string":"CADSL, Indian Institute of Technology Bombay, India","institution_ids":["https://openalex.org/I162827531"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.528,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":5,"citation_normalized_percentile":{"value":0.543346,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":81,"max":82},"biblio":{"volume":null,"issue":null,"first_page":"25","last_page":"30"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9987,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.57409817},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5730317},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.56176376},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.45605418},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.44620532},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4440743}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.889484},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.65951097},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.57409817},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5730317},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.56176376},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5010748},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.45605418},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4473424},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.44620532},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4440743},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4134975},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.41154477},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.37492013},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35984358},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3522797},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3292207},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.26605642},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2332544},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15347764},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15311006},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.14087874},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.11319989},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11240801},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.093776286},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07753694},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2015.12","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":22,"referenced_works":["https://openalex.org/W1595368737","https://openalex.org/W1788992564","https://openalex.org/W1822961975","https://openalex.org/W1910876692","https://openalex.org/W1983621102","https://openalex.org/W1990179038","https://openalex.org/W2047986181","https://openalex.org/W2072555249","https://openalex.org/W2072671826","https://openalex.org/W2106669085","https://openalex.org/W2108161550","https://openalex.org/W2109195618","https://openalex.org/W2111667834","https://openalex.org/W2127984980","https://openalex.org/W2134283834","https://openalex.org/W2135129887","https://openalex.org/W2140868550","https://openalex.org/W2142308491","https://openalex.org/W2147860237","https://openalex.org/W2149483871","https://openalex.org/W2156643581","https://openalex.org/W2160162958"],"related_works":["https://openalex.org/W4315697128","https://openalex.org/W3208898872","https://openalex.org/W3102845713","https://openalex.org/W2971502891","https://openalex.org/W2298981088","https://openalex.org/W2262031297","https://openalex.org/W2166402441","https://openalex.org/W2056378213","https://openalex.org/W2045056374","https://openalex.org/W2024069812"],"abstract_inverted_index":{"The":[0,108],"demand":[1],"for":[2,116],"high":[3],"performance":[4,18,59,159,169],"system-on-chips":[5],"(SoC)":[6],"in":[7,82,128,156,165],"communication":[8],"and":[9,118,163],"computing":[10],"has":[11,79],"been":[12],"growing":[13],"continuously.":[14],"To":[15],"meet":[16],"the":[17,27,54,58,71,76,84,101,105,123,130,139,148,151,158,167],"goals,":[19],"very":[20],"aggressive":[21],"circuit":[22,85],"design":[23,98,155],"techniques":[24],"such":[25],"as":[26,53,122],"use":[28],"of":[29,38,70,150,161,170],"smallest":[30],"possible":[31],"logic":[32],"depth":[33,56],"are":[34],"being":[35],"practiced.":[36],"Replacement":[37],"normal":[39],"flip-flops":[40,43],"with":[41,138],"scan":[42,63,72,96,102,110,134,153],"adds":[44],"an":[45],"additional":[46],"multiplexer":[47,64,73,103],"delay":[48,65,74],"to":[49,99],"critical":[50],"path.":[51,107],"Furthermore":[52],"combinational":[55],"decreases,":[57],"degradation":[60],"caused":[61],"by":[62],"become":[66,80],"more":[67],"critical.":[68],"Elimination":[69],"off":[75,104],"functional":[77,106,117],"path":[78],"crucial":[81],"maintaining":[83],"performance.":[86],"In":[87],"this":[88],"work":[89],"we":[90],"propose":[91],"a":[92],"new":[93],"transistor":[94],"level":[95],"cell":[97,111,154],"eliminate":[100],"proposed":[109,133,152],"uses":[112],"separate":[113],"master":[114],"latch":[115,125],"test":[119,141],"mode":[120],"where":[121],"slave":[124],"is":[126],"same":[127],"both":[129],"modes.":[131],"Our":[132],"flip-flop":[135],"fully":[136],"comply":[137],"conventional":[140],"flow.":[142],"Post":[143],"layout":[144],"experimental":[145],"results":[146],"justify":[147],"effectiveness":[149],"eliminating":[157],"penalty":[160],"scan,":[162],"thus":[164],"improving":[166],"timing":[168],"integrated":[171],"circuits.":[172]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2295818289","counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2025-01-16T19:27:22.484216","created_date":"2016-06-24"}