{"id":"https://openalex.org/W2072282005","doi":"https://doi.org/10.1109/ats.2012.47","title":"Reduced-Complexity Transition-Fault Test Generation for Non-scan Circuits through High-Level Mutant Injection","display_name":"Reduced-Complexity Transition-Fault Test Generation for Non-scan Circuits through High-Level Mutant Injection","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W2072282005","doi":"https://doi.org/10.1109/ats.2012.47","mag":"2072282005"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2012.47","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016191744","display_name":"Valerio Guarnieri","orcid":null},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Valerio Guarnieri","raw_affiliation_strings":["Department of Computer Science \u2013 University of Verona, Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science \u2013 University of Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040302302","display_name":"Franco Fummi","orcid":"https://orcid.org/0000-0002-4404-5791"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Franco Fummi","raw_affiliation_strings":["Department of Computer Science \u2013 University of Verona, Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science \u2013 University of Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033880864","display_name":"Krishnendu Chakrabarty","orcid":"https://orcid.org/0000-0003-4475-6435"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krishnendu Chakrabarty","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Duke Univ., Durham, NC, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Duke Univ., Durham, NC, USA#TAB#","institution_ids":["https://openalex.org/I170897317"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.18,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":2,"citation_normalized_percentile":{"value":0.336988,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":72,"max":75},"biblio":{"volume":null,"issue":null,"first_page":"302","last_page":"307"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9987,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9951,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.58591604},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.50842565},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4481765},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.44257227}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.79539216},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6356331},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.58591604},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5812636},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.549176},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.54521877},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.50848234},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.50842565},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4481765},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.44257227},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41466737},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.37058747},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27648598},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21536797},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20057142},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.19300339},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2012.47","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":15,"referenced_works":["https://openalex.org/W1554885925","https://openalex.org/W1583304273","https://openalex.org/W1595368737","https://openalex.org/W2005319125","https://openalex.org/W2061946964","https://openalex.org/W2086239197","https://openalex.org/W2098171066","https://openalex.org/W2106585148","https://openalex.org/W2151174323","https://openalex.org/W2157154381","https://openalex.org/W2164754947","https://openalex.org/W3157610735","https://openalex.org/W4238890655","https://openalex.org/W4244483978","https://openalex.org/W4253743993"],"related_works":["https://openalex.org/W4285708951","https://openalex.org/W3009953521","https://openalex.org/W2940545572","https://openalex.org/W2802691720","https://openalex.org/W2786111245","https://openalex.org/W2323083271","https://openalex.org/W2137555930","https://openalex.org/W2091533492","https://openalex.org/W2021253405","https://openalex.org/W1991935474"],"abstract_inverted_index":{"The":[0],"increasing":[1],"prevalence":[2],"of":[3,40,58,84,112,133,145,159,162],"timing-related":[4],"failures":[5],"in":[6,15,35,136,153,156,169],"integrated":[7],"circuits":[8],"makes":[9],"delay-fault":[10],"test":[11,21,71,113],"generation":[12,22,114],"extremely":[13],"important":[14],"the":[16,36,41,55,59,65,110,137,143,146,157],"design":[17,37,60,138],"flow.":[18],"However,":[19],"delay":[20,70,87,117],"is":[23,31,107,123],"a":[24,79,97,151,165],"complex":[25],"and":[26,29,130,164],"computational-intensive":[27],"activity,":[28],"it":[30],"feasible":[32],"relatively":[33],"later":[34],"process":[38],"because":[39],"need":[42],"for":[43,69,115,119],"low-level":[44,66],"implementation":[45],"details.":[46],"In":[47,73],"contrast,":[48],"TLM":[49,90,127,134],"system":[50],"models":[51,135],"are":[52],"available":[53],"from":[54],"early":[56,131],"phases":[57],"process,":[61],"but":[62],"they":[63],"lack":[64],"details":[67],"needed":[68],"generation.":[72],"this":[74,102],"paper,":[75],"we":[76],"first":[77],"propose":[78,96],"high-level":[80],"fault":[81,103,170],"model":[82],"capable":[83],"representing":[85],"transition":[86,116],"faults":[88,118],"at":[89],"through":[91],"mutation":[92],"analysis.":[93],"We":[94],"then":[95],"test-generation":[98],"methodology":[99,148],"centered":[100],"around":[101],"model.":[104],"Its":[105],"purpose":[106],"to":[108],"reduce":[109],"complexity":[111],"non-scan":[120],"circuits.":[121],"This":[122],"achieved":[124],"by":[125,149],"exploiting":[126],"simulation":[128],"speed":[129],"availability":[132],"process.":[139],"Experimental":[140],"results":[141],"highlight":[142],"effectiveness":[144],"proposed":[147],"achieving":[150],"speedup":[152],"CPU":[154],"time":[155],"range":[158],"one":[160],"order":[161],"magnitude,":[163],"10%":[166],"average":[167],"increase":[168],"coverage.":[171]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2072282005","counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-01-16T13:13:36.749075","created_date":"2016-06-24"}