乐胖代购免代理版

{"id":"https://openalex.org/W2151181085","doi":"https://doi.org/10.1109/ats.2005.23","title":"An Effective Design for Hierarchical Test Generation Based on Strong Testability","display_name":"An Effective Design for Hierarchical Test Generation Based on Strong Testability","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2151181085","doi":"https://doi.org/10.1109/ats.2005.23","mag":"2151181085"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2005.23","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011082635","display_name":"Hideyuki Ichihara","orcid":"https://orcid.org/0000-0002-2363-1636"},"institutions":[{"id":"https://openalex.org/I57930482","display_name":"Hiroshima City University","ror":"https://ror.org/001et4e78","country_code":"JP","type":"education","lineage":["https://openalex.org/I57930482"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Ichihara","raw_affiliation_strings":["Graduate School of Information Sciences, Hiroshima City University, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Sciences, Hiroshima City University, Japan","institution_ids":["https://openalex.org/I57930482"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058536471","display_name":"Tomoo Inoue","orcid":"https://orcid.org/0000-0003-3600-214X"},"institutions":[{"id":"https://openalex.org/I57930482","display_name":"Hiroshima City University","ror":"https://ror.org/001et4e78","country_code":"JP","type":"education","lineage":["https://openalex.org/I57930482"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Inoue","raw_affiliation_strings":["Graduate School of Information Sciences, Hiroshima City University, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Sciences, Hiroshima City University, Japan","institution_ids":["https://openalex.org/I57930482"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014803939","display_name":"N. Okamoto","orcid":"https://orcid.org/0009-0004-1027-3616"},"institutions":[{"id":"https://openalex.org/I57930482","display_name":"Hiroshima City University","ror":"https://ror.org/001et4e78","country_code":"JP","type":"education","lineage":["https://openalex.org/I57930482"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"N. Okamoto","raw_affiliation_strings":["Graduate School of Information Sciences, Hiroshima City University, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Sciences, Hiroshima City University, Japan","institution_ids":["https://openalex.org/I57930482"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040112008","display_name":"T. Hosokawa","orcid":"https://orcid.org/0000-0001-7923-1781"},"institutions":[{"id":"https://openalex.org/I52706244","display_name":"College of Industrial Technology","ror":"https://ror.org/054a9s036","country_code":"JP","type":"education","lineage":["https://openalex.org/I52706244"]},{"id":"https://openalex.org/I104946051","display_name":"Nihon University","ror":"https://ror.org/05jk51a88","country_code":"JP","type":"education","lineage":["https://openalex.org/I104946051"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Hosokawa","raw_affiliation_strings":["Department of Mathematical Information Engineering, College of Industrial Technology, Nihon University, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Mathematical Information Engineering, College of Industrial Technology, Nihon University, Japan","institution_ids":["https://openalex.org/I52706244","https://openalex.org/I104946051"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111955990","display_name":"Hideo Fujiwara","orcid":null},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Fujiwara","raw_affiliation_strings":["Graduate School of Information Science, Nara Institute of Science and Technology, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science, Nara Institute of Science and Technology, Japan","institution_ids":["https://openalex.org/I75917431"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":2,"citation_normalized_percentile":{"value":0.413746,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":68,"max":71},"biblio":{"volume":null,"issue":null,"first_page":"288","last_page":"293"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9959,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9917,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.63741946},{"id":"https://openalex.org/keywords/test-plan","display_name":"Test plan","score":0.5821487},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.4212507}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.7505849},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.69669557},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6693992},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.63741946},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.59623665},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.58474386},{"id":"https://openalex.org/C12148698","wikidata":"https://www.wikidata.org/wiki/Q364651","display_name":"Test plan","level":3,"score":0.5821487},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.492642},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.44040865},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.4212507},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40478292},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39807346},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36490023},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3072141},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.29902142},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21545583},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15234762},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13940588},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10012907},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C173291955","wikidata":"https://www.wikidata.org/wiki/Q732332","display_name":"Weibull distribution","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2005.23","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Life on land","score":0.7,"id":"https://metadata.un.org/sdg/15"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":8,"referenced_works":["https://openalex.org/W1837475237","https://openalex.org/W2054781056","https://openalex.org/W2121668251","https://openalex.org/W2124628240","https://openalex.org/W2155341318","https://openalex.org/W2290100076","https://openalex.org/W2541102694","https://openalex.org/W4302458519"],"related_works":["https://openalex.org/W4230966676","https://openalex.org/W3088373974","https://openalex.org/W2806771822","https://openalex.org/W2799101079","https://openalex.org/W2624668974","https://openalex.org/W2543176856","https://openalex.org/W2157212570","https://openalex.org/W2141620082","https://openalex.org/W2111803469","https://openalex.org/W1579528621"],"abstract_inverted_index":{"Hierarchical":[0],"test":[1,8,19,25,51],"generation":[2,9,21,53],"is":[3,66],"an":[4,49],"efficient":[5],"method":[6],"of":[7,44,80],"for":[10,23,35],"VLSI":[11],"circuits.":[12],"In":[13],"this":[14],"paper,":[15],"we":[16],"study":[17],"a":[18,32,37,41],"plan":[20,52],"algorithm":[22,34,54,65],"hierarchical":[24],"based":[26,55],"on":[27,56],"strong":[28,57],"testability.":[29,58],"We":[30],"propose":[31],"heuristic":[33],"finding":[36],"control":[38],"forest":[39],"requiring":[40],"small":[42],"number":[43],"hold":[45,71],"functions":[46],"by":[47],"improving":[48],"existing":[50],"Experimental":[59],"results":[60],"show":[61],"that":[62],"the":[63],"proposed":[64],"effective":[67],"in":[68],"reducing":[69,74],"additional":[70],"functions,":[72],"i.e.,":[73],"hardware":[75],"overhead":[76],"and":[77],"delay":[78],"penalty":[79],"datapaths.":[81]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2151181085","counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-01-17T07:45:32.147164","created_date":"2016-06-24"}