乐胖代购免代理版

{"id":"https://openalex.org/W2101853736","doi":"https://doi.org/10.1109/ats.2005.17","title":"A Test Cost Reduction Method by Test Response and Test Vector Overlapping for Full-Scan Test Architecture","display_name":"A Test Cost Reduction Method by Test Response and Test Vector Overlapping for Full-Scan Test Architecture","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2101853736","doi":"https://doi.org/10.1109/ats.2005.17","mag":"2101853736"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2005.17","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048495924","display_name":"Tsuyoshi Shinogi","orcid":null},"institutions":[{"id":"https://openalex.org/I178574317","display_name":"Mie University","ror":"https://ror.org/01529vy56","country_code":"JP","type":"education","lineage":["https://openalex.org/I178574317"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Shinogi","raw_affiliation_strings":["Mie University, Tsu, Mie, Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"Mie University, Tsu, Mie, Japan#TAB#","institution_ids":["https://openalex.org/I178574317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002511204","display_name":"Hiroyuki YAMADA","orcid":"https://orcid.org/0000-0002-2986-6698"},"institutions":[{"id":"https://openalex.org/I178574317","display_name":"Mie University","ror":"https://ror.org/01529vy56","country_code":"JP","type":"education","lineage":["https://openalex.org/I178574317"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Yamada","raw_affiliation_strings":["Mie University, Tsu, Mie, Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"Mie University, Tsu, Mie, Japan#TAB#","institution_ids":["https://openalex.org/I178574317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111592458","display_name":"T. Hayashi","orcid":null},"institutions":[{"id":"https://openalex.org/I178574317","display_name":"Mie University","ror":"https://ror.org/01529vy56","country_code":"JP","type":"education","lineage":["https://openalex.org/I178574317"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Hayashi","raw_affiliation_strings":["Mie University, Tsu, Mie, Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"Mie University, Tsu, Mie, Japan#TAB#","institution_ids":["https://openalex.org/I178574317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007795288","display_name":"Shuichi Tsuruoka","orcid":"https://orcid.org/0000-0002-2918-4435"},"institutions":[{"id":"https://openalex.org/I178574317","display_name":"Mie University","ror":"https://ror.org/01529vy56","country_code":"JP","type":"education","lineage":["https://openalex.org/I178574317"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Tsuruoka","raw_affiliation_strings":["Mie University, Tsu, Mie, Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"Mie University, Tsu, Mie, Japan#TAB#","institution_ids":["https://openalex.org/I178574317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013087227","display_name":"T. Yoshikawa","orcid":"https://orcid.org/0000-0002-4429-2936"},"institutions":[{"id":"https://openalex.org/I60134161","display_name":"Nagoya University","ror":"https://ror.org/04chrp450","country_code":"JP","type":"education","lineage":["https://openalex.org/I60134161"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Yoshikawa","raw_affiliation_strings":["Nagoya University , Nagoya, Japan"],"affiliations":[{"raw_affiliation_string":"Nagoya University , Nagoya, Japan","institution_ids":["https://openalex.org/I60134161"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":61},"biblio":{"volume":null,"issue":null,"first_page":"366","last_page":"371"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9945,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.9092386},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.8183121},{"id":"https://openalex.org/keywords/test-vector","display_name":"Test vector","score":0.6796108},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4643149},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4345255}],"concepts":[{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.9092386},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.8183121},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7371408},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6904694},{"id":"https://openalex.org/C100767440","wikidata":"https://www.wikidata.org/wiki/Q7705816","display_name":"Test vector","level":3,"score":0.6796108},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.62361526},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.55924046},{"id":"https://openalex.org/C16910744","wikidata":"https://www.wikidata.org/wiki/Q7705759","display_name":"Test data","level":2,"score":0.48481527},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4643149},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4377627},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4345255},{"id":"https://openalex.org/C132519959","wikidata":"https://www.wikidata.org/wiki/Q3077373","display_name":"Test method","level":2,"score":0.41930473},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.411049},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32586405},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3053139},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.22695929},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.22303313},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.22279638},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14399245},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13618028},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13087288},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.11815506},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.06981522},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2005.17","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.42,"id":"https://metadata.un.org/sdg/9"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":6,"referenced_works":["https://openalex.org/W1863819993","https://openalex.org/W2090855754","https://openalex.org/W2123690544","https://openalex.org/W2136066342","https://openalex.org/W2149211345","https://openalex.org/W4238901649"],"related_works":["https://openalex.org/W4246671099","https://openalex.org/W2888456858","https://openalex.org/W2620614665","https://openalex.org/W2354343740","https://openalex.org/W2133255963","https://openalex.org/W2131499522","https://openalex.org/W2122643352","https://openalex.org/W2101853736","https://openalex.org/W2098411556","https://openalex.org/W2078848070"],"abstract_inverted_index":{"To":[0],"reduce":[1],"the":[2,7,44],"test":[3,8,63,87],"application":[4],"time":[5],"and":[6,83],"data":[9,64],"volume":[10],"in":[11,86],"full-scan":[12],"testing,":[13],"various":[14],"methods":[15],"are":[16],"proposed":[17],"which":[18,52],"utilize":[19,38],"some":[20],"additional":[21,40],"built-in":[22,41],"circuits":[23],"dedicated":[24],"for":[25,68],"testing.":[26],"In":[27,57],"contrast,":[28],"a":[29,62],"previous":[30],"method,":[31],"called":[32],"Reduced":[33,69],"Scan":[34,70],"Shift,":[35],"does":[36],"not":[37,54],"any":[39],"hardware.":[42],"However,":[43],"method":[45,67,78],"relies":[46],"on":[47],"scan":[48,73],"chain":[49,74],"flip-flop":[50,75],"reordering,":[51],"is":[53],"always":[55],"applicable.":[56],"this":[58],"paper,":[59],"we":[60],"propose":[61],"sequence":[65],"generation":[66],"Shift":[71],"without":[72],"reordering.":[76],"Our":[77],"fully":[79],"utilizes":[80],"justification":[81],"technique":[82],"don't-care":[84],"bits":[85],"vectors.":[88]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2101853736","counts_by_year":[],"updated_date":"2024-12-06T21:03:12.365168","created_date":"2016-06-24"}