{"id":"https://openalex.org/W2134698226","doi":"https://doi.org/10.1109/ats.2001.990256","title":"Detecting unique faults in multi-port SRAMs","display_name":"Detecting unique faults in multi-port SRAMs","publication_year":2002,"publication_date":"2002-11-14","ids":{"openalex":"https://openalex.org/W2134698226","doi":"https://doi.org/10.1109/ats.2001.990256","mag":"2134698226"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2001.990256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005739146","display_name":"Said Hamdioui","orcid":"https://orcid.org/0000-0002-8961-0387"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"funder","lineage":["https://openalex.org/I98358874"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"funder","lineage":["https://openalex.org/I1343180700"]}],"countries":["NL","US"],"is_corresponding":false,"raw_author_name":"S. Hamdioui","raw_affiliation_strings":["Faculty of Information Technology and Systems Section of Computer Engineering, Delft University of Technnology, Delft, Netherlands","Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology and Systems Section of Computer Engineering, Delft University of Technnology, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109858422","display_name":"A.J. van de Goor","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"funder","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"A.J. Van de Goor","raw_affiliation_strings":["Faculty of Information Technology and Systems Section of Computer Engineering, Delft University of Technnology, Delft, Netherlands"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology and Systems Section of Computer Engineering, Delft University of Technnology, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035920131","display_name":"D. Eastwick","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"funder","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Eastwick","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111622244","display_name":"M. Rodgers","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"funder","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Rodgers","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.374,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":4,"citation_normalized_percentile":{"value":0.61641,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":71,"max":73},"biblio":{"volume":null,"issue":null,"first_page":"37","last_page":"42"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.85393286}],"concepts":[{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.85393286},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6169613},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5413051},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.4939173},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.41906488},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30049956},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20606586},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.16351166},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.05475539},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2001.990256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":17,"referenced_works":["https://openalex.org/W1726161144","https://openalex.org/W1798884210","https://openalex.org/W1931961525","https://openalex.org/W2007093221","https://openalex.org/W2040381583","https://openalex.org/W2078063367","https://openalex.org/W2093467715","https://openalex.org/W2106246015","https://openalex.org/W2106935654","https://openalex.org/W2112902961","https://openalex.org/W2130559068","https://openalex.org/W2137716383","https://openalex.org/W2141736039","https://openalex.org/W2151977984","https://openalex.org/W2160465664","https://openalex.org/W2169877796","https://openalex.org/W2171229299"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W4378977321","https://openalex.org/W3211992815","https://openalex.org/W3151633427","https://openalex.org/W3024050170","https://openalex.org/W2793465010","https://openalex.org/W2212894501","https://openalex.org/W2109451123","https://openalex.org/W1976168335","https://openalex.org/W179354024"],"abstract_inverted_index":{"This":[0],"paper":[1,50],"begins":[2],"with":[3,14,38],"a":[4,52,72],"brief":[5],"overview":[6],"of":[7,54],"realistic":[8],"fault":[9,33],"models":[10],"for":[11,28,59],"multi-port":[12,61],"SRAMs":[13],"p":[15,19],"ports,":[16],"divided":[17],"into":[18,71],"classes:":[20],"single-port":[21,29],"faults,":[22,30],"two-port":[23],"faults,...,":[24],"p-port":[25],"faults.":[26],"Except":[27],"all":[31],"other":[32],"classes":[34],"cannot":[35],"be":[36,69],"detected":[37],"the":[39,49],"conventional":[40],"(single-port)":[41],"memory":[42,62],"tests;":[43],"they":[44],"require":[45],"special":[46],"tests.":[47],"Next,":[48],"presents":[51],"set":[53],"three":[55],"linear":[56],"single-addressing":[57],"tests":[58],"unique":[60],"faults":[63],"(p":[64],">":[65],"2)":[66],"that":[67],"will":[68],"merged":[70],"single":[73],"test.":[74]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2134698226","counts_by_year":[],"updated_date":"2025-03-18T15:35:29.563976","created_date":"2016-06-24"}