乐胖代购免代理版

{"id":"https://openalex.org/W2132255345","doi":"https://doi.org/10.1109/ats.1997.643946","title":"Integrated and automated design-for-testability implementation for cell-based ICs","display_name":"Integrated and automated design-for-testability implementation for cell-based ICs","publication_year":2002,"publication_date":"2002-11-23","ids":{"openalex":"https://openalex.org/W2132255345","doi":"https://doi.org/10.1109/ats.1997.643946","mag":"2132255345"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.1997.643946","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042355125","display_name":"Takeshi Ono","orcid":"https://orcid.org/0009-0007-3046-4729"},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Ono","raw_affiliation_strings":["NEC Corporation Limited, Japan"],"affiliations":[{"raw_affiliation_string":"NEC Corporation Limited, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052797228","display_name":"K. Wakui","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Wakui","raw_affiliation_strings":["NEC Corporation Limited, Japan"],"affiliations":[{"raw_affiliation_string":"NEC Corporation Limited, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036551289","display_name":"H. Hikima","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Hikima","raw_affiliation_strings":["NEC Corporation Limited, Japan"],"affiliations":[{"raw_affiliation_string":"NEC Corporation Limited, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057689148","display_name":"Yoshiyuki Nakamura","orcid":"https://orcid.org/0000-0003-0166-2658"},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Nakamura","raw_affiliation_strings":["NEC Corporation Limited, Japan"],"affiliations":[{"raw_affiliation_string":"NEC Corporation Limited, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020546441","display_name":"Minoru Yoshida","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Yoshida","raw_affiliation_strings":["NEC Corporation Limited, Japan"],"affiliations":[{"raw_affiliation_string":"NEC Corporation Limited, Japan","institution_ids":["https://openalex.org/I118347220"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.936,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":16,"citation_normalized_percentile":{"value":0.80842,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":83,"max":84},"biblio":{"volume":null,"issue":null,"first_page":"122","last_page":"125"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9992,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.8198943},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.78656363},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7652007},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.504429},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4693965}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.8852298},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.8198943},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.78656363},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7652007},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.602785},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5982116},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.559993},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.504429},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4693965},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42615858},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42465314},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.39878136},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.39061546},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35552773},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3410594},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2560377},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.1997.643946","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.45}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":1,"referenced_works":["https://openalex.org/W2161273503"],"related_works":["https://openalex.org/W4248272744","https://openalex.org/W2373135325","https://openalex.org/W2354946480","https://openalex.org/W2164349885","https://openalex.org/W2150046587","https://openalex.org/W2114676663","https://openalex.org/W2107525390","https://openalex.org/W2101025877","https://openalex.org/W2082120371","https://openalex.org/W1853803081"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"several":[3],"design-for-testability":[4],"(DFT)":[5],"techniques":[6],"for":[7,70],"cell-based":[8,14,72],"ICs.":[9],"In":[10],"the":[11,23,59],"design":[12],"of":[13,30,64],"ICs,":[15],"embedded":[16,31],"cores":[17,32],"are":[18,54,75,85],"often":[19],"used":[20,69],"along":[21],"with":[22,77],"user":[24],"defined":[25],"random":[26],"logic.":[27],"The":[28,62],"existence":[29],"makes":[33],"chip":[34],"level":[35],"testing":[36],"more":[37],"difficult":[38],"and":[39,49,52,88],"complicated.":[40],"Various":[41],"test":[42,46],"methods,":[43],"such":[44],"as":[45],"bus,":[47],"internal":[48],"boundary":[50],"scan,":[51],"BIST":[53],"selectively":[55],"employed":[56],"according":[57],"to":[58],"target":[60],"devices.":[61],"structures":[63],"those":[65],"DFT":[66],"methods":[67],"being":[68],"actual":[71],"ASIC":[73],"designs":[74],"described":[76],"their":[78],"overhead":[79],"in":[80],"sample":[81],"chips.":[82],"How":[83],"they":[84],"effectively":[86],"integrated":[87],"automated":[89],"is":[90],"also":[91],"explained.":[92]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2132255345","counts_by_year":[],"updated_date":"2024-12-08T21:25:41.273103","created_date":"2016-06-24"}