乐胖代购免代理版

{"id":"https://openalex.org/W2148203197","doi":"https://doi.org/10.1109/aspdac.1997.600358","title":"An LSI implementation of the simple serial synchronized multistage interconnection network","display_name":"An LSI implementation of the simple serial synchronized multistage interconnection network","publication_year":2002,"publication_date":"2002-11-22","ids":{"openalex":"https://openalex.org/W2148203197","doi":"https://doi.org/10.1109/aspdac.1997.600358","mag":"2148203197"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.1997.600358","pdf_url":null,"source":{"id":"https://openalex.org/S4363608902","display_name":"Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048234049","display_name":"T. Kamei","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Kamei","raw_affiliation_strings":["Department of Computer Science, Keio University, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Keio University, Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047525847","display_name":"Masashi Sasahara","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Sasahara","raw_affiliation_strings":["Department of Computer Science, Keio University, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Keio University, Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040819990","display_name":"H. Amano","orcid":"https://orcid.org/0000-0002-3473-9861"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Amano","raw_affiliation_strings":["Department of Computer Science, Keio University, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Keio University, Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.579,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":2,"citation_normalized_percentile":{"value":0.506019,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":64,"max":68},"biblio":{"volume":null,"issue":null,"first_page":"673","last_page":"674"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9957,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9951,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/banyan","display_name":"Banyan","score":0.77779937},{"id":"https://openalex.org/keywords/multistage-interconnection-networks","display_name":"Multistage interconnection networks","score":0.6422951},{"id":"https://openalex.org/keywords/crossover-switch","display_name":"Crossover switch","score":0.5445256}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.9105045},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.79133505},{"id":"https://openalex.org/C2780435913","wikidata":"https://www.wikidata.org/wiki/Q465570","display_name":"Banyan","level":2,"score":0.77779937},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7694912},{"id":"https://openalex.org/C2776832011","wikidata":"https://www.wikidata.org/wiki/Q6935099","display_name":"Multistage interconnection networks","level":3,"score":0.6422951},{"id":"https://openalex.org/C12334850","wikidata":"https://www.wikidata.org/wiki/Q1535092","display_name":"Crossover switch","level":3,"score":0.5445256},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.54225355},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.5063087},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4979794},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4244868},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.4224546},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38905478},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3340073},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.32865214},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.091590226},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.1997.600358","pdf_url":null,"source":{"id":"https://openalex.org/S4363608902","display_name":"Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.62}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":9,"referenced_works":["https://openalex.org/W138708635","https://openalex.org/W1555673550","https://openalex.org/W1595007779","https://openalex.org/W1976454169","https://openalex.org/W1988106874","https://openalex.org/W2134020568","https://openalex.org/W2148203197","https://openalex.org/W2164309468","https://openalex.org/W79226615"],"related_works":["https://openalex.org/W2228130850","https://openalex.org/W2158924432","https://openalex.org/W2145017421","https://openalex.org/W2137189834","https://openalex.org/W2128853291","https://openalex.org/W2103010910","https://openalex.org/W2023214213","https://openalex.org/W1564346179","https://openalex.org/W1480349629","https://openalex.org/W137867661"],"abstract_inverted_index":{"A":[0,130],"high":[1,40,84,88,142],"speed":[2,89,143],"switch":[3,19,106],"is":[4,91,138],"a":[5,18,39,115,127],"critical":[6],"component":[7],"of":[8,33,47,71,120],"multiprocessors.":[9,27],"Multistage":[10],"interconnection":[11],"network":[12],"(MIN)":[13],"has":[14],"been":[15],"utilized":[16],"as":[17],"for":[20,141],"connection":[21,110],"processors":[22],"and":[23,37,53,74,80,87,145],"memory":[24],"modules":[25],"in":[26,57,126],"Unlike":[28],"the":[29,58,69,83,102,108,147],"crossbar,":[30],"it":[31],"consists":[32],"small":[34,44],"switching":[35,62],"elements,":[36],"provides":[38],"bandwidth":[41,117],"with":[42,64,122],"relatively":[43],"hardware.":[45],"Most":[46],"traditional":[48],"MINs":[49],"are":[50,55],"blocking":[51],"networks":[52,125],"packets":[54],"transferred":[56,75],"store-and-forward":[59],"manner":[60,76],"between":[61],"elements":[63],"bit-parallel":[65],"(8-64bits)":[66],"lines.":[67],"Since":[68],"width":[70],"communication":[72],"paths":[73],"cause":[77],"pin-limitation":[78,148],"problems":[79],"complicated":[81],"structure,":[82],"density":[85],"implementation":[86],"clock":[90],"not":[92],"utilized.":[93],"In":[94],"order":[95],"to":[96],"solve":[97],"these":[98],"problems,":[99],"we":[100],"implemented":[101],"SSS-PBSF":[103],"chip.":[104],"This":[105],"uses":[107],"PBSF":[109],"structure":[111],"which":[112],"can":[113],"obtain":[114],"higher":[116],"than":[118],"that":[119],"crossbar":[121],"connecting":[123],"banyan":[124],"3D":[128],"direction.":[129],"simple":[131],"serial":[132],"synchronized":[133],"(SSS)":[134],"style":[135],"control":[136],"mechanism":[137],"adopted":[139],"both":[140],"operation":[144],"solving":[146],"problem.":[149]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2148203197","counts_by_year":[],"updated_date":"2024-12-10T06:46:05.048957","created_date":"2016-06-24"}