乐胖代购免代理版

{"id":"https://openalex.org/W4391183690","doi":"https://doi.org/10.1109/asicon58565.2023.10396514","title":"Effective Analytical Placement for Advanced Face-to-Face-Bonded Circuit Designs","display_name":"Effective Analytical Placement for Advanced Face-to-Face-Bonded Circuit Designs","publication_year":2023,"publication_date":"2023-10-24","ids":{"openalex":"https://openalex.org/W4391183690","doi":"https://doi.org/10.1109/asicon58565.2023.10396514"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon58565.2023.10396514","pdf_url":null,"source":{"id":"https://openalex.org/S4363607945","display_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100717421","display_name":"Wen Yuan","orcid":"https://orcid.org/0000-0003-0033-242X"},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuan Wen","raw_affiliation_strings":["Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433","institution_ids":["https://openalex.org/I4391767673","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087812675","display_name":"Zhijie Cai","orcid":"https://orcid.org/0009-0001-9035-9599"},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhijie Cai","raw_affiliation_strings":["Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433","institution_ids":["https://openalex.org/I4391767673","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066750673","display_name":"Xingyu Tong","orcid":"https://orcid.org/0000-0001-9057-9172"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xingyu Tong","raw_affiliation_strings":["Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101651927","display_name":"Min Wei","orcid":"https://orcid.org/0000-0002-1444-4281"},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Min Wei","raw_affiliation_strings":["Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433","institution_ids":["https://openalex.org/I4391767673","https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045009372","display_name":"Jianli Chen","orcid":"https://orcid.org/0000-0001-5405-8441"},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianli Chen","raw_affiliation_strings":["Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433","institution_ids":["https://openalex.org/I4391767673","https://openalex.org/I24943067"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":67},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.6488723},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floor plan","score":0.53197354},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.52603745},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4732773},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4532191}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.67234385},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.6488723},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.53197354},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.52603745},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4732773},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.46820715},{"id":"https://openalex.org/C2779304628","wikidata":"https://www.wikidata.org/wiki/Q3503480","display_name":"Face (sociological concept)","level":2,"score":0.45893878},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4532191},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4364025},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38701975},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36163664},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.34993333},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3351264},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C36289849","wikidata":"https://www.wikidata.org/wiki/Q34749","display_name":"Social science","level":1,"score":0.0},{"id":"https://openalex.org/C144024400","wikidata":"https://www.wikidata.org/wiki/Q21201","display_name":"Sociology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon58565.2023.10396514","pdf_url":null,"source":{"id":"https://openalex.org/S4363607945","display_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":9,"referenced_works":["https://openalex.org/W1967661769","https://openalex.org/W1985292881","https://openalex.org/W1994791325","https://openalex.org/W2020461489","https://openalex.org/W2139688603","https://openalex.org/W2284397099","https://openalex.org/W2791191785","https://openalex.org/W4236269389","https://openalex.org/W4312121064"],"related_works":["https://openalex.org/W2994788014","https://openalex.org/W2886805502","https://openalex.org/W2809933636","https://openalex.org/W2158921969","https://openalex.org/W2076263604","https://openalex.org/W2032655623","https://openalex.org/W2028082191","https://openalex.org/W2021320789","https://openalex.org/W1990789187","https://openalex.org/W1965050610"],"abstract_inverted_index":{"3D":[0,42,52,64,91],"chip":[1],"integration":[2,26,65],"technology,":[3],"which":[4],"consists":[5],"of":[6,17,157],"bonding":[7,41],"terminals":[8],"as":[9],"die-to-die":[10],"vertical":[11],"connections,":[12],"has":[13],"attracted":[14],"a":[15,59,98,103,119],"lot":[16],"attention":[18],"due":[19],"to":[20,29,87,108,130,148],"its":[21],"many":[22],"benefits":[23],"over":[24,134],"monolithic":[25],"technology.":[27],"Compared":[28,153],"previous":[30],"through-silicon":[31],"vias":[32],"(TSVs)":[33],"interconnects,":[34],"the":[35,76,132,150,155,158],"recent":[36],"advancement":[37],"in":[38,94],"face-to-face":[39],"(F2F)":[40],"ICs":[43],"technology":[44,66],"can":[45,169],"provide":[46],"better":[47],"fine-grained":[48],"and":[49,140,175],"silicon-space":[50],"overhead-free":[51],"interconnections.":[53],"The":[54],"F2F":[55],"bonded":[56],"structure":[57],"brings":[58],"new":[60],"sweet":[61],"spot":[62],"for":[63,71],"while":[67],"bringing":[68],"critical":[69],"challenges":[70],"placement":[72,92,142],"algorithm":[73,86,168],"design":[74],"at":[75],"same":[77],"time.":[78],"In":[79],"this":[80,89],"paper,":[81],"we":[82],"present":[83],"an":[84,110,125],"effective":[85],"address":[88],"F2F-bonded":[90],"problem":[93],"several":[95],"stages.":[96],"First,":[97],"hypergraph":[99],"partitioning":[100,112],"technique":[101],"using":[102],"multilevel":[104],"framework":[105],"is":[106,128],"used":[107,129],"obtain":[109],"appropriate":[111],"result":[113],"under":[114],"architecture":[115],"constraints":[116],"quickly.":[117],"Then":[118],"multi-layer":[120],"objective":[121,133],"function":[122],"based":[123],"on":[124],"electrostatics":[126],"model":[127],"co-optimize":[131],"multiple":[135],"layers.":[136],"Finally,":[137],"abacus-based":[138],"legalization":[139],"detailed":[141],"with":[143,154],"cell-matching":[144],"techniques":[145],"are":[146],"adopted":[147],"optimize":[149],"results":[151,164],"further.":[152],"winner":[156],"ICCAD":[159],"2022":[160],"CAD":[161],"Contest,":[162],"experimental":[163],"show":[165],"that":[166],"our":[167],"achieve":[170],"comparable":[171],"final":[172],"total":[173],"wirelength":[174],"3.41\u00d7":[176],"speedup.":[177]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4391183690","counts_by_year":[],"updated_date":"2025-01-04T04:28:45.865552","created_date":"2024-01-25"}