乐胖代购免代理版

{"id":"https://openalex.org/W2153795002","doi":"https://doi.org/10.1109/asap.2007.4429978","title":"Reconfigurable Universal Adder","display_name":"Reconfigurable Universal Adder","publication_year":2007,"publication_date":"2007-07-01","ids":{"openalex":"https://openalex.org/W2153795002","doi":"https://doi.org/10.1109/asap.2007.4429978","mag":"2153795002"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2007.4429978","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069066121","display_name":"Humberto Ru\u00edz Calder\u00f3n","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Humberto Calderon","raw_affiliation_strings":["Computer Engineering Laboratory, Electrical Engineering Department EEMCS, Technical University Delft, Netherlands"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Laboratory, Electrical Engineering Department EEMCS, Technical University Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075050234","display_name":"Georgi Gaydadjiev","orcid":"https://orcid.org/0000-0002-3678-7007"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Georgi Gaydadjiev","raw_affiliation_strings":["Computer Engineering Laboratory, Electrical Engineering Department EEMCS, Technical University Delft, Netherlands"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Laboratory, Electrical Engineering Department EEMCS, Technical University Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113612474","display_name":"Stamatis Vassiliadis","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Stamatis Vassiliadis","raw_affiliation_strings":["Computer Engineering Laboratory, Electrical Engineering Department EEMCS, Technical University Delft, Netherlands"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Laboratory, Electrical Engineering Department EEMCS, Technical University Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.739,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.862407,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":89},"biblio":{"volume":null,"issue":null,"first_page":"186","last_page":"191"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9951,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6308495},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5966356},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5612453},{"id":"https://openalex.org/keywords/complement","display_name":"Complement","score":0.48046535},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.429951},{"id":"https://openalex.org/keywords/subtraction","display_name":"Subtraction","score":0.4166001},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4119712}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8395734},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7773428},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6308495},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6176874},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5966356},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5612453},{"id":"https://openalex.org/C112313634","wikidata":"https://www.wikidata.org/wiki/Q7886648","display_name":"Complement (music)","level":5,"score":0.48046535},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.46398616},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.429951},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4234876},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4232464},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41833207},{"id":"https://openalex.org/C68060419","wikidata":"https://www.wikidata.org/wiki/Q40754","display_name":"Subtraction","level":2,"score":0.4166001},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4119712},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.40374637},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4021759},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39195424},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.22035214},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17448953},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12143168},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.11972901},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0842956},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C188082640","wikidata":"https://www.wikidata.org/wiki/Q1780899","display_name":"Complementation","level":4,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C127716648","wikidata":"https://www.wikidata.org/wiki/Q104053","display_name":"Phenotype","level":3,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2007.4429978","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.52,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":48,"referenced_works":["https://openalex.org/W126586895","https://openalex.org/W1529559319","https://openalex.org/W1538347575","https://openalex.org/W1549203412","https://openalex.org/W1878337193","https://openalex.org/W1901067905","https://openalex.org/W1908200674","https://openalex.org/W1928016321","https://openalex.org/W1968387714","https://openalex.org/W1976039195","https://openalex.org/W1986780368","https://openalex.org/W2038864983","https://openalex.org/W2048432526","https://openalex.org/W2069722199","https://openalex.org/W2073744038","https://openalex.org/W2081146497","https://openalex.org/W2088595119","https://openalex.org/W2096209294","https://openalex.org/W2100751797","https://openalex.org/W2102548030","https://openalex.org/W2105648981","https://openalex.org/W2107837378","https://openalex.org/W2108371319","https://openalex.org/W2114455929","https://openalex.org/W2119852072","https://openalex.org/W2126841877","https://openalex.org/W2135200259","https://openalex.org/W2141819465","https://openalex.org/W2146188244","https://openalex.org/W2146543523","https://openalex.org/W2154063316","https://openalex.org/W2155067987","https://openalex.org/W2155680787","https://openalex.org/W2157391134","https://openalex.org/W2157635806","https://openalex.org/W2158449659","https://openalex.org/W2162383260","https://openalex.org/W2163294235","https://openalex.org/W2164775158","https://openalex.org/W2234037024","https://openalex.org/W2537276942","https://openalex.org/W27087709","https://openalex.org/W2750989048","https://openalex.org/W4205693446","https://openalex.org/W4234095850","https://openalex.org/W4239292522","https://openalex.org/W571332037","https://openalex.org/W66072601"],"related_works":["https://openalex.org/W4383744680","https://openalex.org/W4253916831","https://openalex.org/W4211022581","https://openalex.org/W3156704758","https://openalex.org/W3104911090","https://openalex.org/W301738039","https://openalex.org/W2622606198","https://openalex.org/W2134697552","https://openalex.org/W1971632278","https://openalex.org/W1553433848"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"present":[4],"a":[5,64,78,87,140],"novel":[6],"adder/subtracter":[7],"arithmetic":[8],"unit":[9,21,68,108],"that":[10,42,91],"combines":[11],"binary":[12,14],"and":[13,29],"code":[15],"decimal":[16],"(BCD)":[17],"operations.":[18,103],"The":[19,56,118],"proposed":[20,107,119],"uses":[22],"effective":[23],"addition/subtraction":[24],"operations":[25],"on":[26,53],"unsigned,":[27],"sign-magnitude,":[28],"various":[30],"complement":[31,49],"representations.":[32],"Our":[33,137],"design":[34,120,138],"overcomes":[35],"the":[36,46,95,101,106,153],"limitations":[37],"of":[38,45,77,94,142],"previously":[39],"reported":[40],"approaches":[41],"produce":[43],"some":[44,123],"results":[47],"in":[48,61,72,75],"representation":[50],"when":[51,150],"operating":[52],"sign-magnitude":[54],"numbers.":[55],"proposal":[57],"can":[58],"be":[59],"implemented":[60],"ASIC":[62],"as":[63,69,71],"run":[65],"time":[66],"configurable":[67],"well":[70],"reconfigurable":[73,80,83,112],"technology":[74,84],"form":[76],"run-time":[79],"engine.":[81],"When":[82],"is":[85],"considered,":[86],"preliminary":[88],"estimation":[89],"indicates":[90],"40":[92],"%":[93],"hardware":[96],"resources":[97],"are":[98],"shared":[99],"by":[100],"different":[102],"This":[104],"makes":[105],"highly":[109],"suitable":[110],"for":[111],"platforms":[113],"with":[114,122,145],"partial":[115],"reconfiguration":[116],"support.":[117],"together":[121],"classical":[124],"adder":[125],"organizations":[126],"were":[127],"compared":[128,151],"after":[129],"synthesis":[130],"targeting":[131],"4vfx60ff672-12":[132],"Xilinx":[133],"Virtex":[134],"4":[135],"FPGA.":[136],"achieves":[139],"throughput":[141],"82.6":[143],"MOPS":[144],"almost":[146],"equivalent":[147],"area-time":[148],"product":[149],"to":[152],"other":[154],"proposals.":[155]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2153795002","counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":4}],"updated_date":"2024-12-09T00:32:20.312914","created_date":"2016-06-24"}