{"id":"https://openalex.org/W2140799423","doi":"https://doi.org/10.1109/asap.1992.218578","title":"A reconfigurable processor array with routing LSIs and general purpose DSPs","display_name":"A reconfigurable processor array with routing LSIs and general purpose DSPs","publication_year":2003,"publication_date":"2003-01-02","ids":{"openalex":"https://openalex.org/W2140799423","doi":"https://doi.org/10.1109/asap.1992.218578","mag":"2140799423"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.1992.218578","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021699558","display_name":"J. Levison","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"J. Levison","raw_affiliation_strings":["C&C Syst. Res. Lab., NEC Corp., Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"C&C Syst. Res. Lab., NEC Corp., Kawasaki, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111528902","display_name":"I. Kuroda","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"I. Kuroda","raw_affiliation_strings":["C&C Syst. Res. Lab., NEC Corp., Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"C&C Syst. Res. Lab., NEC Corp., Kawasaki, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006106430","display_name":"T. Nishitani","orcid":"https://orcid.org/0000-0003-2254-3164"},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Nishitani","raw_affiliation_strings":["C&C Syst. Res. Lab., NEC Corp., Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"C&C Syst. Res. Lab., NEC Corp., Kawasaki, Japan","institution_ids":["https://openalex.org/I118347220"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.315,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":6,"citation_normalized_percentile":{"value":0.445782,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":76,"max":77},"biblio":{"volume":null,"issue":null,"first_page":"102","last_page":"116"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9945,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.74442524},{"id":"https://openalex.org/C184896649","wikidata":"https://www.wikidata.org/wiki/Q290066","display_name":"Routing table","level":4,"score":0.66694665},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6220067},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5315867},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5044285},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.49806714},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.46313456},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4534488},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.423652},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.4174285},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.37750685},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3670436},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34117103},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12530014},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.1992.218578","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.42}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":9,"referenced_works":["https://openalex.org/W1584522586","https://openalex.org/W1941540807","https://openalex.org/W2025181964","https://openalex.org/W2070151094","https://openalex.org/W2087006254","https://openalex.org/W2128634112","https://openalex.org/W2136967480","https://openalex.org/W2138711634","https://openalex.org/W3150534153"],"related_works":["https://openalex.org/W3046508871","https://openalex.org/W2572037897","https://openalex.org/W2390600871","https://openalex.org/W2379636925","https://openalex.org/W2352569066","https://openalex.org/W2319687164","https://openalex.org/W2139584334","https://openalex.org/W2077289773","https://openalex.org/W1927072911","https://openalex.org/W1556297113"],"abstract_inverted_index":{"A":[0],"building":[1],"block":[2],"for":[3,97],"a":[4,12,16,30,82,98],"scalable":[5],"signal":[6,104],"processor":[7,94],"array":[8,95,110],"is":[9,41],"developed":[10],"with":[11,34,47,65],"general-purpose":[13],"DSP":[14,21],"and":[15,72,86,112],"message":[17],"routing":[18,27,45,56,67],"LSI.":[19],"Each":[20],"can":[22],"be":[23],"connected":[24],"by":[25,43],"multiple":[26],"LSIs":[28],"forming":[29],"point-to-point":[31],"message-passing":[32,84],"network":[33,39,85],"data":[35],"packet":[36],"communication.":[37],"Low":[38],"latency":[40],"obtained":[42],"cut-through":[44],"technique":[46],"sufficient":[48],"communication":[49],"bandwidth.":[50],"The":[51,75],"employment":[52],"of":[53,77,101],"an":[54,87],"on-chip":[55],"table":[57],"allows":[58],"regular":[59],"as":[60,62,70,108],"well":[61],"irregular":[63],"topologies":[64],"complex":[66],"techniques":[68],"such":[69,107],"broad/multi-casting":[71],"dynamic":[73],"routing.":[74],"combination":[76],"DSPs":[78],"(":[79],"mu":[80],"PD77240),":[81],"flexible":[83],"optional":[88],"application-specific":[89],"I/O":[90],"interface":[91],"makes":[92],"the":[93],"suitable":[96],"wide":[99],"range":[100],"high":[102],"speed":[103],"processing":[105,111],"applications":[106],"adaptive":[109],"3-D":[113],"vision":[114],"processing.<":[115],">":[118]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2140799423","counts_by_year":[],"updated_date":"2025-01-17T07:34:36.226748","created_date":"2016-06-24"}