{"id":"https://openalex.org/W2168848751","doi":"https://doi.org/10.1109/arith.2005.19","title":"Efficient Mapping of Addition Recurrence Algorithms in CMOS","display_name":"Efficient Mapping of Addition Recurrence Algorithms in CMOS","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2168848751","doi":"https://doi.org/10.1109/arith.2005.19","mag":"2168848751"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/arith.2005.19","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062361284","display_name":"B.R. Zeydel","orcid":null},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B.R. Zeydel","raw_affiliation_strings":["ACSEL, University of California, Davis, CA, USA"],"affiliations":[{"raw_affiliation_string":"ACSEL, University of California, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008393773","display_name":"T.T.J.H. Kluter","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158120","display_name":"Swiss Epilepsy Center","ror":"https://ror.org/05xnnea38","country_code":"CH","type":"other","lineage":["https://openalex.org/I4210158120"]},{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"T.T.J.H. Kluter","raw_affiliation_strings":["EPF Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"EPF Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I4210158120","https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010898738","display_name":"Vojin G. Oklobdzija","orcid":null},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V.G. Oklobdzija","raw_affiliation_strings":["ACSEL, University of California, Davis, CA, USA"],"affiliations":[{"raw_affiliation_string":"ACSEL, University of California, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.58,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":25,"citation_normalized_percentile":{"value":0.953453,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":89},"biblio":{"volume":"591","issue":null,"first_page":"107","last_page":"113"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.7712878},{"id":"https://openalex.org/keywords/representation","display_name":"Representation","score":0.5335382},{"id":"https://openalex.org/keywords/algorithm-design","display_name":"Algorithm design","score":0.4428139},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-Level Synthesis","score":0.41853306}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.84724146},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.7712878},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.67660844},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6625675},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.64948374},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5758191},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.5335382},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.521286},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4490722},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.4428139},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.41853306},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4128829},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37920865},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35012472},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20943493},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2032522},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15470532},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11550033},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/arith.2005.19","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.88,"display_name":"Affordable and clean energy"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":16,"referenced_works":["https://openalex.org/W1516249835","https://openalex.org/W1784686638","https://openalex.org/W1924196901","https://openalex.org/W1963965124","https://openalex.org/W1966686029","https://openalex.org/W1976039195","https://openalex.org/W2097414281","https://openalex.org/W2104733895","https://openalex.org/W2131647018","https://openalex.org/W2141971978","https://openalex.org/W2143462372","https://openalex.org/W2147847555","https://openalex.org/W2156359452","https://openalex.org/W2168543008","https://openalex.org/W2187110327","https://openalex.org/W2789135052"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W4313484792","https://openalex.org/W4295102875","https://openalex.org/W4282568311","https://openalex.org/W3217463396","https://openalex.org/W3204929712","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W2183015194","https://openalex.org/W2121053958"],"abstract_inverted_index":{"Efficient":[0],"adder":[1],"design":[2],"requires":[3],"proper":[4],"selection":[5],"of":[6,14],"a":[7],"recurrence":[8],"algorithm":[9],"and":[10,19,28,69,80],"its":[11,24],"realization.":[12],"Each":[13],"the":[15,66,74],"algorithms:":[16],"Weinberger's,":[17],"Ling's":[18,49],"Doran's":[20],"were":[21],"analyzed":[22],"for":[23,30,38],"flexibility":[25],"in":[26,32],"representation":[27],"suitability":[29],"realization":[31],"CMOS.":[33],"We":[34],"describe":[35],"general":[36],"techniques":[37,53],"developing":[39],"efficient":[40],"realizations":[41,58],"based":[42],"on":[43],"CMOS":[44],"technology":[45],"constraints":[46],"when":[47],"using":[48],"algorithm.":[50],"From":[51],"these":[52],"we":[54],"propose":[55],"two":[56],"high-performance":[57],"that":[59],"achieve":[60],"1":[61],"FO4":[62],"delay":[63,76],"improvement":[64],"at":[65,73],"same":[67,75],"energy":[68,71],"50%":[70],"reduction":[72],"than":[77],"existing":[78],"Ling":[79],"Weinberger":[81],"designs.":[82]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2168848751","counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2024-12-13T18:17:51.721941","created_date":"2016-06-24"}