乐胖代购免代理版

{"id":"https://openalex.org/W2101985278","doi":"https://doi.org/10.1109/aiccsa.2007.370898","title":"High Level Modelling and Design For a Microthreaded Scheduler to Support Microgrids","display_name":"High Level Modelling and Design For a Microthreaded Scheduler to Support Microgrids","publication_year":2007,"publication_date":"2007-05-01","ids":{"openalex":"https://openalex.org/W2101985278","doi":"https://doi.org/10.1109/aiccsa.2007.370898","mag":"2101985278"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/aiccsa.2007.370898","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027852992","display_name":"Nabil Hasasneh","orcid":null},"institutions":[{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"funder","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Nabil Hasasneh","raw_affiliation_strings":["University of Amsterdam, (Amsterdam)."],"affiliations":[{"raw_affiliation_string":"University of Amsterdam, (Amsterdam).","institution_ids":["https://openalex.org/I887064364"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086523668","display_name":"Ian M. Bell","orcid":"https://orcid.org/0000-0002-8318-1657"},"institutions":[{"id":"https://openalex.org/I191240316","display_name":"University of Hull","ror":"https://ror.org/04nkhwh30","country_code":"GB","type":"funder","lineage":["https://openalex.org/I191240316"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Ian Bell","raw_affiliation_strings":["Engineering Dept., University of Hull, HU6 7RX, Hull, UK. I.M.Bell@hull.ac.uk"],"affiliations":[{"raw_affiliation_string":"Engineering Dept., University of Hull, HU6 7RX, Hull, UK. I.M.Bell@hull.ac.uk","institution_ids":["https://openalex.org/I191240316"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077847640","display_name":"Chris Jesshope","orcid":null},"institutions":[{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"funder","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Chris Jesshope","raw_affiliation_strings":["Institute for Informatics, University of Amsterdam, Kruislaan 403, 1098 SJ Amsterdam, NL. Jesshope@science.uva.nl"],"affiliations":[{"raw_affiliation_string":"Institute for Informatics, University of Amsterdam, Kruislaan 403, 1098 SJ Amsterdam, NL. Jesshope@science.uva.nl","institution_ids":["https://openalex.org/I887064364"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":63},"biblio":{"volume":null,"issue":null,"first_page":"301","last_page":"308"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9967,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microgrid","display_name":"Microgrid","score":0.7003871},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.46940458}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8219803},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7006334},{"id":"https://openalex.org/C2776784348","wikidata":"https://www.wikidata.org/wiki/Q5762595","display_name":"Microgrid","level":3,"score":0.7003871},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.69991124},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.660112},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.587847},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.5506432},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5402657},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5073549},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.46940458},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4328199},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32803357},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2315338},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.156236},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1027118},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/aiccsa.2007.370898","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":20,"referenced_works":["https://openalex.org/W1523613876","https://openalex.org/W1990262300","https://openalex.org/W2025897912","https://openalex.org/W2049558311","https://openalex.org/W2078652796","https://openalex.org/W2108507737","https://openalex.org/W2113831574","https://openalex.org/W2116020886","https://openalex.org/W2119416693","https://openalex.org/W2120230074","https://openalex.org/W2133809341","https://openalex.org/W2137156241","https://openalex.org/W2137860371","https://openalex.org/W2138030026","https://openalex.org/W2148051985","https://openalex.org/W2158745536","https://openalex.org/W2163262168","https://openalex.org/W2170653240","https://openalex.org/W2249344705","https://openalex.org/W3142147837"],"related_works":["https://openalex.org/W4308700935","https://openalex.org/W4285503559","https://openalex.org/W4210780382","https://openalex.org/W4206134051","https://openalex.org/W2985738161","https://openalex.org/W2907234787","https://openalex.org/W2391138633","https://openalex.org/W2356033827","https://openalex.org/W2057975886","https://openalex.org/W1574359403"],"abstract_inverted_index":{"Microgrid":[0],"CMPs,":[1],"that":[2,19],"is":[3,89],"based":[4],"on":[5],"microthreaded":[6,66,69,136],"processors,":[7],"use":[8],"hardware":[9],"scheduling":[10],"and":[11,13,24,33,45,76,106,129,134],"synchronisation":[12],"have":[14],"structures":[15],"to":[16],"support":[17,27],"this":[18],"are":[20,58,83],"distributed,":[21],"fully":[22,84,90],"scalable":[23],"which":[25,82],"can":[26],"hundreds":[28],"of":[29,81],"microthreads":[30],"per":[31],"processor":[32,70],"their":[34],"associated":[35],"microcontexts.":[36],"The":[37],"chip":[38],"has":[39,71],"locality":[40],"in":[41,108],"communication":[42],"wherever":[43],"possible,":[44],"supports":[46],"a":[47,131],"globally-asynchronous":[48],"locally-synchronous":[49],"(GALS)":[50],"design":[51],"approach,":[52],"where":[53],"all":[54],"its":[55,72],"global":[56],"communications":[57],"asynchronous,":[59],"creating":[60],"independent":[61],"clocking":[62],"domains":[63],"for":[64],"each":[65],"processor.":[67],"Each":[68],"own":[73],"instruction":[74],"window":[75],"local":[77,132],"register":[78],"file,":[79],"both":[80],"scalable.":[85],"Any":[86],"remote":[87],"access":[88],"decupled":[91],"from":[92],"the":[93,101,115,135],"pipeline":[94],"operations":[95],"including":[96],"memory.":[97],"This":[98],"paper":[99],"introduces":[100],"microgrid":[102,123],"CMP":[103,118,124],"architecture":[104],"model":[105],"discusses":[107],"general":[109],"terms":[110],"how":[111],"our":[112],"approach":[113],"meets":[114],"challenges":[116],"facing":[117],"architectures.":[119],"It":[120],"also":[121],"summarizes":[122],"performance":[125],"simulations":[126],"published":[127],"elsewhere":[128],"presents":[130],"scheduler":[133],"in-order":[137],"pipeline.":[138]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2101985278","counts_by_year":[],"updated_date":"2025-01-26T09:06:10.814236","created_date":"2016-06-24"}