乐胖代购免代理版

{"id":"https://openalex.org/W2097077228","doi":"https://doi.org/10.1109/ahs.2013.6604248","title":"Formal approaches to SEU testing in FPGAs","display_name":"Formal approaches to SEU testing in FPGAs","publication_year":2013,"publication_date":"2013-06-01","ids":{"openalex":"https://openalex.org/W2097077228","doi":"https://doi.org/10.1109/ahs.2013.6604248","mag":"2097077228"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2013.6604248","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065265267","display_name":"Cinzia Bernardeschi","orcid":"https://orcid.org/0000-0003-1604-4465"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Cinzia Bernardeschi","raw_affiliation_strings":["Department of Information Engineering, University of Pisa, Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Information Engineering, University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007108808","display_name":"Luca Cassano","orcid":"https://orcid.org/0000-0003-3824-7714"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Cassano","raw_affiliation_strings":["Department of Information Engineering, University of Pisa, Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Information Engineering, University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090546515","display_name":"Andrea Domenici","orcid":"https://orcid.org/0000-0003-0685-2864"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Domenici","raw_affiliation_strings":["Department of Information Engineering, University of Pisa, Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Information Engineering, University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":1,"citation_normalized_percentile":{"value":0.195468,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":65,"max":72},"biblio":{"volume":null,"issue":null,"first_page":"209","last_page":"216"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.4357721}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7285099},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6740062},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.61325735},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.5784449},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.45192337},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.4357721},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4329983},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42762405},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.41057026},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4034},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3788578},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3227976},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.25656432},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15480977},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.12784356},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2013.6604248","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":31,"referenced_works":["https://openalex.org/W1485650462","https://openalex.org/W1500341199","https://openalex.org/W1526260260","https://openalex.org/W1546119015","https://openalex.org/W1591874831","https://openalex.org/W1606860058","https://openalex.org/W1752404102","https://openalex.org/W1889269054","https://openalex.org/W2007655096","https://openalex.org/W2052495090","https://openalex.org/W2073513347","https://openalex.org/W2084608278","https://openalex.org/W2084741576","https://openalex.org/W2099120582","https://openalex.org/W2099569658","https://openalex.org/W2103376470","https://openalex.org/W2108572593","https://openalex.org/W2113486906","https://openalex.org/W2117189826","https://openalex.org/W2124621264","https://openalex.org/W2130226600","https://openalex.org/W2135414548","https://openalex.org/W2143384237","https://openalex.org/W2153887537","https://openalex.org/W2154999116","https://openalex.org/W2160685133","https://openalex.org/W2274357560","https://openalex.org/W2302574125","https://openalex.org/W3149410719","https://openalex.org/W4211181233","https://openalex.org/W4242206114"],"related_works":["https://openalex.org/W4386933833","https://openalex.org/W4290647047","https://openalex.org/W2620706469","https://openalex.org/W2612883256","https://openalex.org/W2548582980","https://openalex.org/W2363504003","https://openalex.org/W2088929465","https://openalex.org/W2066033226","https://openalex.org/W2052914698","https://openalex.org/W1500230652"],"abstract_inverted_index":{"Various":[0],"formal":[1],"approaches":[2],"can":[3],"be":[4],"used":[5,32],"to":[6,12,16,52],"study":[7],"FPGA-based":[8],"systems":[9],"in":[10,14,55],"relationships":[11],"faults,":[13],"particular":[15,65],"SEUs.":[17],"Formal":[18],"approaches,":[19],"such":[20],"as":[21],"high-order":[22],"logic,":[23],"model":[24],"checking,":[25],"or":[26],"Stochastic":[27],"Activity":[28],"Networks,":[29],"have":[30],"been":[31],"for":[33,67],"fault":[34],"simulation,":[35],"analysis":[36],"of":[37,59,64],"(un)testability,":[38],"and":[39,48],"test":[40],"pattern":[41],"generation.":[42],"This":[43],"paper":[44],"reports":[45],"on":[46],"experiences":[47],"future":[49],"developments":[50],"related":[51],"soft":[53],"errors":[54],"the":[56],"configuration":[57],"memory":[58],"SRAM-based":[60],"devices,":[61],"which":[62],"are":[63],"interest":[66],"reconfigurable":[68],"systems.":[69]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2097077228","counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-01-22T15:33:01.607825","created_date":"2016-06-24"}