乐胖代购免代理版

{"id":"https://openalex.org/W2164064042","doi":"https://doi.org/10.1109/ahs.2013.6604230","title":"Runtime adaptation on dataflow HPC platforms","display_name":"Runtime adaptation on dataflow HPC platforms","publication_year":2013,"publication_date":"2013-06-01","ids":{"openalex":"https://openalex.org/W2164064042","doi":"https://doi.org/10.1109/ahs.2013.6604230","mag":"2164064042"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2013.6604230","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021243055","display_name":"Riccardo Cattaneo","orcid":"https://orcid.org/0000-0002-1520-4271"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"R. Cattaneo","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072400487","display_name":"Christian Pilato","orcid":"https://orcid.org/0000-0001-9315-1788"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"C. Pilato","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077472594","display_name":"M. Mastinu","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Mastinu","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022935050","display_name":"Oliver Kadlcek","orcid":null},"institutions":[{"id":"https://openalex.org/I4210143063","display_name":"Maxeler Technologies (United Kingdom)","ror":"https://ror.org/05bm26z17","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210143063"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"O. Kadlcek","raw_affiliation_strings":["Maxeler Technologies Limited, London, UK"],"affiliations":[{"raw_affiliation_string":"Maxeler Technologies Limited, London, UK","institution_ids":["https://openalex.org/I4210143063"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047866659","display_name":"Oliver Pell","orcid":null},"institutions":[{"id":"https://openalex.org/I4210143063","display_name":"Maxeler Technologies (United Kingdom)","ror":"https://ror.org/05bm26z17","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210143063"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"O. Pell","raw_affiliation_strings":["Maxeler Technologies Limited, London, UK"],"affiliations":[{"raw_affiliation_string":"Maxeler Technologies Limited, London, UK","institution_ids":["https://openalex.org/I4210143063"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010543929","display_name":"Marco D. Santambrogio","orcid":"https://orcid.org/0000-0002-9883-9693"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. D. Santambrogio","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.789,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":8,"citation_normalized_percentile":{"value":0.631312,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":84,"max":85},"biblio":{"volume":null,"issue":null,"first_page":"84","last_page":"91"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9989,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7616029},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5130669}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.78911614},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.7674402},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7616029},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6997758},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.5849555},{"id":"https://openalex.org/C139807058","wikidata":"https://www.wikidata.org/wiki/Q352374","display_name":"Adaptation (eye)","level":2,"score":0.5619777},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5168865},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5164864},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5130669},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5121505},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.40458557},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.2199125},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18610013},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2013.6604230","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.57}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":12,"referenced_works":["https://openalex.org/W143363577","https://openalex.org/W1984703453","https://openalex.org/W2035928118","https://openalex.org/W2045365134","https://openalex.org/W2095993144","https://openalex.org/W2111139814","https://openalex.org/W2136725561","https://openalex.org/W2145023731","https://openalex.org/W2155579751","https://openalex.org/W2232842728","https://openalex.org/W49964179","https://openalex.org/W53774300"],"related_works":["https://openalex.org/W4249632163","https://openalex.org/W2941434274","https://openalex.org/W2810427553","https://openalex.org/W2808484818","https://openalex.org/W2797161794","https://openalex.org/W2340647897","https://openalex.org/W2135053878","https://openalex.org/W2096938998","https://openalex.org/W2073075351","https://openalex.org/W1760305469"],"abstract_inverted_index":{"We":[0],"are":[1,31,45,67],"facing":[2],"an":[3,180],"ever":[4,81],"growing":[5,16],"quest":[6],"for":[7,18],"performance":[8,38],"in":[9,164],"High":[10],"Performance":[11],"Computing":[12],"(HPC)":[13],"systems.":[14],"The":[15],"concerns":[17],"the":[19,80,85,89,99,110,116,126,131,136,152,161,165,176,183],"power":[20],"budgets":[21],"and":[22,43,154],"overall":[23],"deployment":[24],"costs":[25],"required":[26],"to":[27,35,48,59,91,93,106,119,134,140,159],"run":[28],"these":[29,50],"systems":[30],"opening":[32],"new":[33],"ways":[34],"novel":[36],"high":[37],"computing":[39],"platforms.":[40],"New":[41],"paradigms":[42],"architectures":[44],"being":[46],"developed":[47],"tackle":[49],"challenges.":[51],"In":[52,146],"this":[53,147],"context,":[54],"FPGA-based":[55,172],"HPC":[56,173],"platforms":[57],"employed":[58],"accelerate":[60],"algorithms":[61],"expressed":[62],"as":[63],"data":[64],"flow":[65,139],"programs":[66],"a":[68,94,157,169],"promising":[69],"paradigm.":[70],"One":[71],"traditional":[72],"limiting":[73],"factor":[74],"of":[75,84,156,178],"FPGA":[76],"technology":[77,132],"is":[78,115],"that":[79],"increasing":[82],"complexity":[83],"applications":[86],"might":[87,102],"require":[88],"designer":[90],"switch":[92],"bigger":[95],"device":[96,101],"or,":[97],"conversely,":[98],"same":[100],"be":[103],"underutilized":[104],"due":[105],"difficulties":[107],"at":[108],"sharing":[109],"available":[111],"logic.":[112],"Partial":[113,143],"Reconfiguration":[114,144],"standard":[117],"technique":[118],"overcome":[120],"such":[121,179],"limitations.":[122],"This":[123],"paper":[124],"presents":[125],"research":[127],"work":[128,148],"done":[129],"during":[130],"transfer":[133],"extend":[135],"Maxeler":[137,166],"design":[138,153,167],"efficiently":[141],"support":[142,160],"(PR).":[145],"we":[149],"focus":[150],"on":[151,182],"development":[155],"methodology":[158],"PR":[162],"feature":[163],"flow,":[168],"commercially":[170],"successful":[171],"platform,":[174],"showing":[175],"advantages":[177],"approach":[181],"resulting":[184],"platform.":[185]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2164064042","counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2}],"updated_date":"2025-01-04T18:59:54.930395","created_date":"2016-06-24"}