{"id":"https://openalex.org/W2165010547","doi":"https://doi.org/10.1109/ahs.2013.6604220","title":"On the optimal reconfiguration times for TMR circuits on SRAM based FPGAs","display_name":"On the optimal reconfiguration times for TMR circuits on SRAM based FPGAs","publication_year":2013,"publication_date":"2013-06-01","ids":{"openalex":"https://openalex.org/W2165010547","doi":"https://doi.org/10.1109/ahs.2013.6604220","mag":"2165010547"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2013.6604220","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021426042","display_name":"Luca Sterpone","orcid":"https://orcid.org/0000-0002-3080-2560"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Sterpone","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042340641","display_name":"Anees Ullah","orcid":"https://orcid.org/0000-0002-4770-4967"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Anees Ullah","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.976,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":27,"citation_normalized_percentile":{"value":0.895366,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":92,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"9","last_page":"14"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9952,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9906,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.894562},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.56228566},{"id":"https://openalex.org/keywords/single-event-upset","display_name":"Single event upset","score":0.4742122},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.44450378},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.41052526}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.894562},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.71282154},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.64726734},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.60026777},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5689164},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.56228566},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5208371},{"id":"https://openalex.org/C2780073065","wikidata":"https://www.wikidata.org/wiki/Q1476733","display_name":"Single event upset","level":3,"score":0.4742122},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.46532175},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.44450378},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.43637198},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.41052526},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32469445},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24061283},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1980077},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.13556072},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13496396},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.09854022},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2013.6604220","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Life on land","score":0.66,"id":"https://metadata.un.org/sdg/15"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":7,"referenced_works":["https://openalex.org/W2041252144","https://openalex.org/W2077625146","https://openalex.org/W2102841035","https://openalex.org/W2121314934","https://openalex.org/W2123571123","https://openalex.org/W2137235679","https://openalex.org/W2163131937"],"related_works":["https://openalex.org/W4290647047","https://openalex.org/W3208260600","https://openalex.org/W2622269177","https://openalex.org/W2548582980","https://openalex.org/W2363504003","https://openalex.org/W2066033226","https://openalex.org/W2044069930","https://openalex.org/W1553526993","https://openalex.org/W1523508240","https://openalex.org/W1500230652"],"abstract_inverted_index":{"Unreliable":[0],"and":[1,7,18,30,85,105,181],"harsh":[2],"environmental":[3,16],"conditions":[4],"in":[5,99,117,152,155],"avionics":[6],"space":[8],"applications":[9],"demand":[10],"run-time":[11,89],"adaptation":[12],"capabilities":[13],"to":[14,43,49,103,161,177],"withstand":[15],"changes":[17],"radiation-induced":[19],"faults.":[20,107],"Modern":[21],"SRAM-based":[22],"FPGAs":[23],"integrating":[24],"high":[25],"computational":[26],"power":[27],"with":[28],"partial":[29],"dynamic":[31,90],"reconfiguration":[32,91,111,172],"abilities":[33],"are":[34],"a":[35,64,178,183],"usual":[36],"candidate":[37],"for":[38,69,76,92,131],"such":[39],"systems.":[40],"However,":[41],"due":[42],"the":[44,80,100,118,122,162,171,187,190],"vulnerability":[45],"of":[46,82,146,157,174,186],"these":[47],"devices":[48],"Single":[50,191],"Event":[51,192],"Upsets":[52],"(SEUs),":[53],"designs":[54],"need":[55],"proper":[56],"fault-handling":[57],"mechanisms.":[58],"In":[59,166],"this":[60,141],"work":[61],"we":[62],"propose":[63],"novel":[65],"circuit":[66],"instrumentation":[67],"method":[68],"probing":[70],"Triple":[71],"Modular":[72],"Redundancy":[73],"(TMR)":[74],"circuits":[75,176],"error":[77],"detection":[78,95],"at":[79],"granularity":[81],"individual":[83],"domains":[84],"then":[86],"use":[87],"selective":[88,109],"recovery.":[93],"Error":[94],"logic":[96],"is":[97,112,129],"inserted":[98],"physical":[101],"net-list":[102],"identify":[104],"localize":[106],"Moreover,":[108],"domain":[110,180],"achieved":[113],"by":[114],"careful":[115],"considerations":[116],"placement":[119],"phase":[120],"on":[121],"FPGA":[123],"reconfigurable":[124],"area.":[125],"The":[126],"proposed":[127],"technique":[128],"suitable":[130],"systems":[132],"having":[133],"hard":[134],"real-time":[135],"constraints.":[136],"Our":[137],"results":[138],"demonstrate":[139],"that":[140],"approach":[142],"has":[143],"an":[144],"overhead":[145],"2":[147],"LUTs":[148],"per":[149],"majority":[150],"voter":[151],"internal":[153],"partitions":[154],"terms":[156],"area":[158],"when":[159],"compared":[160],"standard":[163],"TMR":[164,175],"circuits.":[165],"addition,":[167],"it":[168],"brings":[169],"down":[170],"times":[173],"single":[179],"ensures":[182],"100%":[184],"availability":[185],"device":[188],"assuming":[189],"Upset":[193],"fault":[194],"model.":[195]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2165010547","counts_by_year":[{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":3}],"updated_date":"2024-12-29T12:51:46.962013","created_date":"2016-06-24"}