{"id":"https://openalex.org/W1996817998","doi":"https://doi.org/10.1109/acssc.2014.7094659","title":"Partial-product generation and addition for multiplication in FPGAs with 6-input LUTs","display_name":"Partial-product generation and addition for multiplication in FPGAs with 6-input LUTs","publication_year":2014,"publication_date":"2014-11-01","ids":{"openalex":"https://openalex.org/W1996817998","doi":"https://doi.org/10.1109/acssc.2014.7094659","mag":"1996817998"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2014.7094659","pdf_url":null,"source":{"id":"https://openalex.org/S4363608593","display_name":"2014 48th Asilomar Conference on Signals, Systems and Computers","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078353900","display_name":"E. George Walters","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"funder","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"E. George Walters","raw_affiliation_strings":["Penn State Erie, The Behrend College, 5101 Jordan Road, Erie, PA 16563, USA"],"affiliations":[{"raw_affiliation_string":"Penn State Erie, The Behrend College, 5101 Jordan Road, Erie, PA 16563, USA","institution_ids":["https://openalex.org/I130769515"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5078353900"],"corresponding_institution_ids":["https://openalex.org/I130769515"],"apc_list":null,"apc_paid":null,"fwci":1.316,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":17,"citation_normalized_percentile":{"value":0.935124,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":90},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5318007}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.74621195},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6636653},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5318007},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4933168},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45709506},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.45061815},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27977663},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.25129926},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2014.7094659","pdf_url":null,"source":{"id":"https://openalex.org/S4363608593","display_name":"2014 48th Asilomar Conference on Signals, Systems and Computers","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":8,"referenced_works":["https://openalex.org/W1790329066","https://openalex.org/W2052363354","https://openalex.org/W2095069614","https://openalex.org/W2262643723","https://openalex.org/W2294957169","https://openalex.org/W2535245136","https://openalex.org/W2916844179","https://openalex.org/W3142326970"],"related_works":["https://openalex.org/W2801715193","https://openalex.org/W2547610195","https://openalex.org/W2494004061","https://openalex.org/W2394398644","https://openalex.org/W2165529342","https://openalex.org/W2129992763","https://openalex.org/W2094544799","https://openalex.org/W2029054571","https://openalex.org/W1972800903","https://openalex.org/W1600572839"],"abstract_inverted_index":{"Multiplication":[0],"is":[1],"the":[2,30,126],"dominant":[3],"operation":[4],"for":[5,65],"many":[6],"applications":[7],"implemented":[8],"on":[9],"field-programmable":[10],"gate":[11],"arrays":[12],"(FPGAs).":[13],"Although":[14],"most":[15],"current":[16],"FPGA":[17],"families":[18],"have":[19,91],"embedded":[20],"hard":[21],"multipliers,":[22],"soft":[23],"multipliers":[24,72,83,104,117,124],"using":[25],"lookup":[26],"tables":[27],"(LUTs)":[28],"in":[29],"logic":[31],"fabric":[32],"remain":[33],"important.":[34],"This":[35],"paper":[36],"presents":[37],"a":[38],"novel":[39],"circuit":[40],"that":[41],"combines":[42],"radix-4":[43],"partial-product":[44],"generation":[45],"with":[46],"addition":[47],"(patent":[48],"pending)":[49],"and":[50,62,70,90],"shows":[51],"how":[52],"it":[53],"can":[54],"be":[55],"used":[56],"to":[57,75,86,93,107],"implement":[58],"two's-complement":[59],"multipliers.":[60,79,100,114],"Single-cycle":[61],"pipelined":[63,102],"designs":[64],"8\u00d78,":[66],"10\u00d710,":[67],"12\u00d712,":[68],"14\u00d714":[69],"16\u00d716":[71],"are":[73],"compared":[74],"Xilinx":[76],"LogiCORE":[77,98,112],"IP":[78,99,113],"Proposed":[80,101,115],"single-cycle":[81],"parallel-tree":[82,103,123],"use":[84,105,118],"35%":[85],"45%":[87],"fewer":[88,109,120],"LUTs":[89,110,121],"9%":[92],"22%":[94],"less":[95],"delay":[96],"than":[97,111,122],"32%":[106],"40%":[108],"parallel-array":[116],"even":[119],"at":[125],"expense":[127],"of":[128],"increased":[129],"delay.":[130]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W1996817998","counts_by_year":[{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-03-16T02:55:04.027937","created_date":"2016-06-24"}