{"id":"https://openalex.org/W2102945957","doi":"https://doi.org/10.1109/92.238448","title":"Analysis of signal probability in logic circuits using stochastic models","display_name":"Analysis of signal probability in logic circuits using stochastic models","publication_year":1993,"publication_date":"1993-09-01","ids":{"openalex":"https://openalex.org/W2102945957","doi":"https://doi.org/10.1109/92.238448","mag":"2102945957"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/92.238448","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038766940","display_name":"A. Majumdar","orcid":"https://orcid.org/0000-0002-0860-6686"},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Majumdar","raw_affiliation_strings":["Dept. of Electr. Eng., Southern Illinois Univ., Carbondale, IL, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. Eng., Southern Illinois Univ., Carbondale, IL, USA","institution_ids":["https://openalex.org/I110378019"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030130819","display_name":"Sarma Vrudhula","orcid":"https://orcid.org/0000-0001-9278-2959"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.B.K. Vrudhula","raw_affiliation_strings":["University of Arizona"],"affiliations":[{"raw_affiliation_string":"University of Arizona","institution_ids":["https://openalex.org/I138006243"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.444,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":8,"citation_normalized_percentile":{"value":0.794301,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":75,"max":76},"biblio":{"volume":"1","issue":"3","first_page":"365","last_page":"379"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9989,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9988,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4330533}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5540421},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5126068},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4330533},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.41567},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.41148382},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.38795954},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37500036},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35910293},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.22068325},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16165662},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.15475574},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.108401775},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10685456},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.10019651},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.088214666}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/92.238448","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":24,"referenced_works":["https://openalex.org/W1827975329","https://openalex.org/W1977294468","https://openalex.org/W1980115987","https://openalex.org/W2039507354","https://openalex.org/W2041753256","https://openalex.org/W2082195008","https://openalex.org/W2083035570","https://openalex.org/W2090261523","https://openalex.org/W2104365339","https://openalex.org/W2110900369","https://openalex.org/W2122581405","https://openalex.org/W2125847585","https://openalex.org/W2135207851","https://openalex.org/W2151302404","https://openalex.org/W2156718616","https://openalex.org/W2157160616","https://openalex.org/W2158102622","https://openalex.org/W2163100824","https://openalex.org/W2293394215","https://openalex.org/W3099971795","https://openalex.org/W3146394386","https://openalex.org/W4234808589","https://openalex.org/W4238120669","https://openalex.org/W4244274599"],"related_works":["https://openalex.org/W2766377030","https://openalex.org/W2542337934","https://openalex.org/W2526300902","https://openalex.org/W2170504327","https://openalex.org/W2132683268","https://openalex.org/W2121963733","https://openalex.org/W2098419840","https://openalex.org/W2041787842","https://openalex.org/W1977171228","https://openalex.org/W1966764473"],"abstract_inverted_index":{"Analyzes":[0],"the":[1,19,31,76,86,111,124,133,141,151,156,159,176,195,200],"behavior":[2,122,135],"of":[3,18,30,39,42,52,66,104,113,116,126,136,144,161,178,186,197,203],"signal":[4,94,98,117,137,179],"probabilities":[5,180],"in":[6,181,199],"logic":[7],"circuits":[8,214],"chosen":[9],"from":[10,23,85,155],"a":[11,63,105,145,172],"statistically":[12],"characterized":[13],"population.":[14],"The":[15,184],"statistical":[16],"parameters":[17,84,153],"population":[20],"are":[21,215],"obtained":[22],"certain":[24],"aggregate":[25,101],"structural":[26,102],"and":[27,37,57,74,100,119,158],"logical":[28],"characteristics":[29,115],"circuit":[32,45,87,106,157],"such":[33],"as":[34,70,210,212],"fanins,":[35],"fanouts,":[36],"proportions":[38],"different":[40,182],"types":[41],"gates.":[43],"A":[44,89,164],"is":[46,107,130,148,189],"first":[47],"transformed":[48],"into":[49],"one":[50,169],"consisting":[51],"only":[53],"nand":[54],"gates,":[55],"inverters,":[56],"buffers.":[58],"This":[59,109],"transformation":[60],"leads":[61],"to":[62,69,170,191,194],"new":[64],"classification":[65],"circuits,":[67],"referred":[68],"nor-type,":[71],"or-type,":[72],"nand-type":[73],"and-type,":[75],"particular":[77],"type":[78],"being":[79],"determined":[80,149],"by":[81,150],"computing":[82],"two":[83,152],"specification.":[88],"functional":[90],"relation":[91,166],"between":[92],"gate":[93,162],"probabilities,":[95,99],"primary":[96],"input":[97],"properties":[103],"established.":[108],"allows":[110,168],"study":[112],"basic":[114],"probability":[118,138],"its":[120],"limiting":[121,134],"when":[123],"number":[125,196],"levels":[127,198],"increases.":[128],"It":[129],"shown":[131,190],"that":[132],"depends":[139],"on":[140],"fixed":[142],"points":[143],"function":[146],"which":[147],"estimated":[154],"distribution":[160,177],"fanins.":[163],"recurrence":[165],"also":[167],"define":[171],"methodology":[173],"for":[174],"estimating":[175],"levels.":[183],"complexity":[185],"this":[187],"technique":[188],"be":[192],"proportional":[193],"circuit.":[201],"Results":[202],"extensive":[204],"experiments":[205],"with":[206],"ISCAS":[207],"'85":[208],"benchmarks":[209],"well":[211],"other":[213],"given.<":[216],">":[219]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2102945957","counts_by_year":[{"year":2013,"cited_by_count":2}],"updated_date":"2025-01-17T04:21:02.318712","created_date":"2016-06-24"}