乐胖代购免代理版

{"id":"https://openalex.org/W2071271627","doi":"https://doi.org/10.1109/54.7980","title":"An expert system to automate timing design","display_name":"An expert system to automate timing design","publication_year":1988,"publication_date":"1988-10-01","ids":{"openalex":"https://openalex.org/W2071271627","doi":"https://doi.org/10.1109/54.7980","mag":"2071271627"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/54.7980","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109034871","display_name":"Atsushi Kara","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"A. Kara","raw_affiliation_strings":["NEC Corp., Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"NEC Corp., Tokyo, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111810032","display_name":"R. Rastogi","orcid":null},"institutions":[],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Rastogi","raw_affiliation_strings":["American Cimflex, USA"],"affiliations":[{"raw_affiliation_string":"American Cimflex, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102863310","display_name":"K. Kawamura","orcid":"https://orcid.org/0009-0001-9729-4492"},"institutions":[{"id":"https://openalex.org/I200719446","display_name":"Vanderbilt University","ror":"https://ror.org/02vm5rt34","country_code":"US","type":"education","lineage":["https://openalex.org/I200719446"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Kawamura","raw_affiliation_strings":["Vanderbilt University, USA"],"affiliations":[{"raw_affiliation_string":"Vanderbilt University, USA","institution_ids":["https://openalex.org/I200719446"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.267,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":5,"citation_normalized_percentile":{"value":0.708887,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":71,"max":73},"biblio":{"volume":"5","issue":"5","first_page":"28","last_page":"40"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microcomputer","display_name":"Micro computer","score":0.4723386}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6876615},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6781186},{"id":"https://openalex.org/C58328972","wikidata":"https://www.wikidata.org/wiki/Q184609","display_name":"Expert system","level":2,"score":0.6710219},{"id":"https://openalex.org/C81721847","wikidata":"https://www.wikidata.org/wiki/Q163468","display_name":"Prolog","level":2,"score":0.5811113},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.4766822},{"id":"https://openalex.org/C132090242","wikidata":"https://www.wikidata.org/wiki/Q32738","display_name":"Microcomputer","level":3,"score":0.4723386},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43706194},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38426998},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.37409598},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.32586426},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.16135249},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/54.7980","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":10,"referenced_works":["https://openalex.org/W157396061","https://openalex.org/W1583437159","https://openalex.org/W1966101062","https://openalex.org/W1996048930","https://openalex.org/W2053964642","https://openalex.org/W2054228610","https://openalex.org/W2115047803","https://openalex.org/W2131764848","https://openalex.org/W2142426075","https://openalex.org/W4251123074"],"related_works":["https://openalex.org/W4327863099","https://openalex.org/W4313330514","https://openalex.org/W4210725620","https://openalex.org/W2496036477","https://openalex.org/W2392941923","https://openalex.org/W2383115256","https://openalex.org/W2377597539","https://openalex.org/W2108333633","https://openalex.org/W1575115589","https://openalex.org/W1496477730"],"abstract_inverted_index":{"Presents":[0],"a":[1,37,63],"novel":[2],"approach":[3],"for":[4],"automating":[5],"the":[6,28,32,42,57,71],"timing":[7,24,54,68,83],"design":[8,25],"of":[9,31,45],"interfaces":[10,78],"between":[11],"VLSI":[12,46],"chips":[13,47],"in":[14],"microcomputer":[15],"systems.":[16],"The":[17,60],"Prolog-based":[18],"expert":[19],"system,":[20],"called":[21],"TDS":[22,35,74],"(for":[23],"system),":[26],"incorporates":[27],"heuristic":[29],"knowledge":[30],"hardware":[33],"designer.":[34],"is":[36],"rule-based":[38],"system":[39,61],"that":[40,79],"interprets":[41],"specification":[43],"sheets":[44],"and":[48,52],"can":[49,75],"synthesize,":[50],"diagnose,":[51],"verify":[53],"charts":[55],"at":[56],"expert's":[58],"level.":[59],"uses":[62],"functional":[64],"model":[65,76],"based":[66,81],"on":[67,82],"specifications,":[69,84],"not":[70],"structural":[72],"information.":[73],"other":[77],"are":[80],"such":[85],"as":[86],"standard":[87],"bus":[88],"interfaces.<":[89],">":[92]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2071271627","counts_by_year":[],"updated_date":"2025-01-17T12:46:27.979477","created_date":"2016-06-24"}