乐胖代购免代理版

{"id":"https://openalex.org/W2159910795","doi":"https://doi.org/10.1109/54.75659","title":"Simulation-based verification for high-level synthesis","display_name":"Simulation-based verification for high-level synthesis","publication_year":1991,"publication_date":"1991-03-01","ids":{"openalex":"https://openalex.org/W2159910795","doi":"https://doi.org/10.1109/54.75659","mag":"2159910795"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/54.75659","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075507551","display_name":"Rolf Ernst","orcid":"https://orcid.org/0000-0003-2414-9566"},"institutions":[{"id":"https://openalex.org/I94509681","display_name":"Technische Universit\u00e4t Braunschweig","ror":"https://ror.org/010nsgg66","country_code":"DE","type":"funder","lineage":["https://openalex.org/I94509681"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"R. Ernst","raw_affiliation_strings":["Technical University of Braunschweig, Germany"],"affiliations":[{"raw_affiliation_string":"Technical University of Braunschweig, Germany","institution_ids":["https://openalex.org/I94509681"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036946417","display_name":"J. Bhasker","orcid":null},"institutions":[{"id":"https://openalex.org/I1283103587","display_name":"AT&T (United States)","ror":"https://ror.org/02bbd5539","country_code":"US","type":"funder","lineage":["https://openalex.org/I1283103587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Bhasker","raw_affiliation_strings":["AT and T Bell Laboratories, Inc., USA"],"affiliations":[{"raw_affiliation_string":"AT and T Bell Laboratories, Inc., USA","institution_ids":["https://openalex.org/I1283103587"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.904,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":22,"citation_normalized_percentile":{"value":0.773917,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":86,"max":87},"biblio":{"volume":"8","issue":"1","first_page":"14","last_page":"20"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-Level Synthesis","score":0.5704444},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.47835678},{"id":"https://openalex.org/keywords/bridge","display_name":"Bridge (graph theory)","score":0.44197077}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.76762843},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.76552814},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.68447924},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5704444},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5567427},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4964009},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.47835678},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.47644857},{"id":"https://openalex.org/C184337299","wikidata":"https://www.wikidata.org/wiki/Q1437428","display_name":"Semantics (computer science)","level":2,"score":0.44865957},{"id":"https://openalex.org/C100776233","wikidata":"https://www.wikidata.org/wiki/Q2532492","display_name":"Bridge (graph theory)","level":2,"score":0.44197077},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.37111485},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33788425},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23279473},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.105281204},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C126322002","wikidata":"https://www.wikidata.org/wiki/Q11180","display_name":"Internal medicine","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/54.75659","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.69,"display_name":"Quality education","id":"https://metadata.un.org/sdg/4"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":15,"referenced_works":["https://openalex.org/W1566178705","https://openalex.org/W1972763734","https://openalex.org/W1986207994","https://openalex.org/W2002328633","https://openalex.org/W2029859319","https://openalex.org/W2046985335","https://openalex.org/W2109883492","https://openalex.org/W2128326790","https://openalex.org/W2134354173","https://openalex.org/W2149909364","https://openalex.org/W2179296782","https://openalex.org/W2434681313","https://openalex.org/W4206153422","https://openalex.org/W4241855679","https://openalex.org/W4252202716"],"related_works":["https://openalex.org/W2907442864","https://openalex.org/W2548456620","https://openalex.org/W2384838054","https://openalex.org/W2376018793","https://openalex.org/W2139058049","https://openalex.org/W2077870657","https://openalex.org/W2069295582","https://openalex.org/W1917852300","https://openalex.org/W1843355381","https://openalex.org/W1492116303"],"abstract_inverted_index":{"The":[0,17,82],"verification":[1,83],"problem":[2],"is":[3,15,68],"described,":[4],"and":[5,30,37,87,96],"a":[6,10,26,56],"way":[7],"to":[8,25,33,48],"verify":[9,49],"high-level":[11,77],"synthesis":[12,52,72],"system":[13],"automatically":[14],"presented.":[16],"system,":[18,53],"called":[19],"Satya,":[20],"maps":[21],"an":[22],"algorithmic":[23],"description":[24,29],"logic":[27],"circuit":[28],"compares":[31],"descriptions":[32],"detect":[34],"semantic":[35],"errors":[36],"identify":[38],"the":[39,50,63,90],"cause":[40],"of":[41,58,89],"those":[42],"errors.":[43],"Satya":[44,67],"has":[45],"been":[46],"used":[47],"Bridge":[51],"which":[54],"accepts":[55],"subset":[57],"C":[59],"as":[60,80],"input,":[61],"but":[62],"simulation-based":[64],"approach":[65],"underlying":[66],"suitable":[69],"for":[70],"verifying":[71],"systems":[73],"that":[74,92],"use":[75],"other":[76],"languages,":[78],"such":[79],"VHDL.":[81],"results":[84],"are":[85,99],"discussed,":[86],"some":[88],"problems":[91],"arise":[93],"in":[94],"debugging":[95],"regression":[97],"testing":[98],"considered.<":[100],">":[103]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2159910795","counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-03-22T23:22:15.815723","created_date":"2016-06-24"}