乐胖代购免代理版

{"id":"https://openalex.org/W2097053919","doi":"https://doi.org/10.1109/43.59070","title":"Incorporating bottom-up design into hardware synthesis","display_name":"Incorporating bottom-up design into hardware synthesis","publication_year":1990,"publication_date":"1990-01-01","ids":{"openalex":"https://openalex.org/W2097053919","doi":"https://doi.org/10.1109/43.59070","mag":"2097053919"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/43.59070","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113294644","display_name":"M.C. McFarland","orcid":null},"institutions":[{"id":"https://openalex.org/I1283103587","display_name":"AT&T (United States)","ror":"https://ror.org/02bbd5539","country_code":"US","type":"company","lineage":["https://openalex.org/I1283103587"]},{"id":"https://openalex.org/I103531236","display_name":"Boston College","ror":"https://ror.org/02n2fzt79","country_code":"US","type":"education","lineage":["https://openalex.org/I103531236"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.C. McFarland","raw_affiliation_strings":["AT and T Bell Laboratories, Inc., Murray Hill, NJ, USA","Boston College Graduate School, Chestnut Hill, MA, USA"],"affiliations":[{"raw_affiliation_string":"AT and T Bell Laboratories, Inc., Murray Hill, NJ, USA","institution_ids":["https://openalex.org/I1283103587"]},{"raw_affiliation_string":"Boston College Graduate School, Chestnut Hill, MA, USA","institution_ids":["https://openalex.org/I103531236"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059957558","display_name":"Thaddeus J. Kowalski","orcid":null},"institutions":[{"id":"https://openalex.org/I1283103587","display_name":"AT&T (United States)","ror":"https://ror.org/02bbd5539","country_code":"US","type":"company","lineage":["https://openalex.org/I1283103587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T.J. Kowalski","raw_affiliation_strings":["AT and T Bell Laboratories, Inc., Murray Hill, NJ, USA"],"affiliations":[{"raw_affiliation_string":"AT and T Bell Laboratories, Inc., Murray Hill, NJ, USA","institution_ids":["https://openalex.org/I1283103587"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":8.739,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":121,"citation_normalized_percentile":{"value":0.935538,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":"9","issue":"9","first_page":"938","last_page":"950"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.52774864},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-Level Synthesis","score":0.46411946},{"id":"https://openalex.org/keywords/logical-conjunction","display_name":"Logical conjunction","score":0.45182344}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7007493},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5768493},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.52774864},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.46411946},{"id":"https://openalex.org/C21847791","wikidata":"https://www.wikidata.org/wiki/Q191081","display_name":"Logical conjunction","level":2,"score":0.45182344},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.44879404},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.43823338},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.40231186},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39553154},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37632495},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.33273798},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.32184416},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.26984298},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26757878},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.26359478},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21871111},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19197789},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/43.59070","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":38,"referenced_works":["https://openalex.org/W1482082486","https://openalex.org/W1561864203","https://openalex.org/W1830893350","https://openalex.org/W1967575124","https://openalex.org/W1980746862","https://openalex.org/W1989530661","https://openalex.org/W1990556031","https://openalex.org/W1998871699","https://openalex.org/W2003446039","https://openalex.org/W2055739500","https://openalex.org/W2081234028","https://openalex.org/W2093032919","https://openalex.org/W2093842169","https://openalex.org/W2093915234","https://openalex.org/W2095117703","https://openalex.org/W2100638636","https://openalex.org/W2107808645","https://openalex.org/W2118229154","https://openalex.org/W2121232025","https://openalex.org/W2136291591","https://openalex.org/W2139763182","https://openalex.org/W2151754028","https://openalex.org/W2154949934","https://openalex.org/W2154955407","https://openalex.org/W2161455936","https://openalex.org/W2170244590","https://openalex.org/W2265762389","https://openalex.org/W3151526686","https://openalex.org/W4231643455","https://openalex.org/W4232714327","https://openalex.org/W4236269389","https://openalex.org/W4237089407","https://openalex.org/W4238957840","https://openalex.org/W4249703826","https://openalex.org/W4252624641","https://openalex.org/W4254860142","https://openalex.org/W4255135910","https://openalex.org/W4256079109"],"related_works":["https://openalex.org/W4318224782","https://openalex.org/W2543290882","https://openalex.org/W2365114398","https://openalex.org/W2171413119","https://openalex.org/W2170799272","https://openalex.org/W2146286671","https://openalex.org/W2123467761","https://openalex.org/W1990226853","https://openalex.org/W1716153929","https://openalex.org/W1588652695"],"abstract_inverted_index":{"A":[0],"novel":[1],"method":[2,28,80,128],"for":[3,58,81,129],"using":[4],"bottom-up":[5],"design":[6,66],"information":[7,47],"in":[8,25],"the":[9,49,55,60,100,132,139,144],"synthesis":[10,33],"of":[11,54,111,134],"integrated":[12],"circuits":[13],"from":[14,30],"abstract":[15,101],"behavioral":[16],"description":[17],"is":[18],"reported.":[19],"There":[20],"are":[21],"two":[22],"important":[23],"ways":[24],"which":[26],"this":[27],"differs":[29],"traditional":[31],"top-down":[32],"techniques.":[34],"First,":[35],"it":[36,63,67,90],"draws":[37],"on":[38,48],"a":[39,107,116,126],"newly":[40],"developed":[41],"procedural":[42],"database":[43],"to":[44,92,125,137],"collect":[45],"detailed":[46],"physical":[50,73,94],"and":[51,83,96,147],"logical":[52,77],"properties":[53],"primitives":[56],"available":[57],"building":[59],"design.":[61],"Second,":[62],"partitions":[64],"each":[65],"considers":[68],"into":[69],"clusters":[70],"that":[71,141],"have":[72],"as":[74,76],"well":[75],"significance.":[78],"This":[79,105],"representing":[82],"organizing":[84],"knowledge":[85],"about":[86],"candidate":[87],"designs":[88,113,136],"makes":[89],"possible":[91,135],"estimate":[93],"placement":[95],"wiring,":[97],"even":[98],"at":[99],"register-transfer":[102],"(RT)":[103],"level.":[104],"allows":[106],"more":[108],"accurate":[109],"evaluation":[110],"RT":[112],"without":[114],"doing":[115],"full":[117],"logic-level":[118],"or":[119],"transistor-level":[120],"layout.":[121],"Partitioning":[122],"also":[123],"leads":[124],"simple":[127],"systematically":[130],"exploring":[131],"space":[133],"find":[138],"one":[140],"best":[142],"meets":[143],"designer's":[145],"objectives":[146],"constraints.<":[148],">":[151]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2097053919","counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2024-12-10T20:27:59.903468","created_date":"2016-06-24"}