乐胖代购免代理版

{"id":"https://openalex.org/W2121578356","doi":"https://doi.org/10.1109/40.296166","title":"Predicting and precluding problems with memory latency","display_name":"Predicting and precluding problems with memory latency","publication_year":1994,"publication_date":"1994-08-01","ids":{"openalex":"https://openalex.org/W2121578356","doi":"https://doi.org/10.1109/40.296166","mag":"2121578356"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/40.296166","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077474767","display_name":"K. Boland","orcid":null},"institutions":[{"id":"https://openalex.org/I114129787","display_name":"NCR (United States)","ror":"https://ror.org/00nqjkj48","country_code":"US","type":"company","lineage":["https://openalex.org/I114129787"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Boland","raw_affiliation_strings":["AT&T Global Information Solutions, USA"],"affiliations":[{"raw_affiliation_string":"AT&T Global Information Solutions, USA","institution_ids":["https://openalex.org/I114129787"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056983242","display_name":"Apostolos Dollas","orcid":null},"institutions":[{"id":"https://openalex.org/I55741626","display_name":"Technical University of Crete","ror":"https://ror.org/03f8bz564","country_code":"GR","type":"education","lineage":["https://openalex.org/I55741626"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"A. Dollas","raw_affiliation_strings":["Technical University of Crete, Greece"],"affiliations":[{"raw_affiliation_string":"Technical University of Crete, Greece","institution_ids":["https://openalex.org/I55741626"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.84,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":49,"citation_normalized_percentile":{"value":0.913902,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":92,"max":93},"biblio":{"volume":"14","issue":"4","first_page":"59","last_page":"67"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.999,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/boosting","display_name":"Boosting","score":0.62169635},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5928662}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.882149},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6697284},{"id":"https://openalex.org/C46686674","wikidata":"https://www.wikidata.org/wiki/Q466303","display_name":"Boosting (machine learning)","level":2,"score":0.62169635},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5928662},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5895904},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.515829},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.49481386},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.49008286},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2617376},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14195263},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.09553215},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/40.296166","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":16,"referenced_works":["https://openalex.org/W111160059","https://openalex.org/W1555915743","https://openalex.org/W1584049700","https://openalex.org/W1984421657","https://openalex.org/W2009018110","https://openalex.org/W2010128395","https://openalex.org/W2011145822","https://openalex.org/W2084777767","https://openalex.org/W2109933221","https://openalex.org/W2117790850","https://openalex.org/W2159117078","https://openalex.org/W2280898380","https://openalex.org/W2294693415","https://openalex.org/W2321832090","https://openalex.org/W2475584810","https://openalex.org/W4238566657"],"related_works":["https://openalex.org/W4256652509","https://openalex.org/W3147501184","https://openalex.org/W2497617944","https://openalex.org/W2167303720","https://openalex.org/W2140219379","https://openalex.org/W2109715593","https://openalex.org/W2081416538","https://openalex.org/W2061075966","https://openalex.org/W1918294866","https://openalex.org/W1563139915"],"abstract_inverted_index":{"By":[0],"examining":[1],"the":[2,22,34,42,53,86],"rate":[3],"at":[4,50],"which":[5],"successive":[6],"generations":[7],"of":[8,25,36,52,83],"processor":[9],"and":[10,39,66,68],"DRAM":[11],"cycle":[12],"times":[13],"have":[14],"been":[15],"diverging":[16],"over":[17],"time,":[18],"we":[19],"can":[20],"track":[21],"latency":[23],"problem":[24],"computer":[26],"memory":[27],"systems.":[28],"Our":[29],"research":[30],"survey":[31],"starts":[32],"with":[33],"fundamentals":[35],"single-level":[37],"caches":[38],"moves":[40],"to":[41],"need":[43],"for":[44,56,63,78],"multilevel":[45],"cache":[46,58],"hierarchies.":[47],"We":[48],"look":[49],"some":[51],"current":[54],"techniques":[55],"boosting":[57],"performance,":[59],"especially":[60],"compiler-based":[61],"methods":[62],"code":[64],"restructuring":[65],"instruction":[67],"data":[69],"prefetching.":[70],"These":[71],"two":[72],"areas":[73],"will":[74],"likely":[75],"yield":[76],"improvements":[77],"a":[79],"much":[80],"larger":[81],"domain":[82],"applications":[84],"in":[85],"future.<":[87],">":[90]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2121578356","counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2024-12-07T21:52:16.406635","created_date":"2016-06-24"}