乐胖代购免代理版

{"id":"https://openalex.org/W2169278276","doi":"https://doi.org/10.1109/4.661212","title":"Automated low-power technique exploiting multiple supply voltages applied to a media processor","display_name":"Automated low-power technique exploiting multiple supply voltages applied to a media processor","publication_year":1998,"publication_date":"1998-03-01","ids":{"openalex":"https://openalex.org/W2169278276","doi":"https://doi.org/10.1109/4.661212","mag":"2169278276"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.661212","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030692253","display_name":"Kimiyoshi Usami","orcid":"https://orcid.org/0000-0002-8911-3313"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Usami","raw_affiliation_strings":["Toshiba Corporation, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002836905","display_name":"M. Igarashi","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Igarashi","raw_affiliation_strings":["Toshiba Corporation, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113451551","display_name":"F. Minami","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"F. Minami","raw_affiliation_strings":["Toshiba Corporation, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006805821","display_name":"Takashi Ishikawa","orcid":"https://orcid.org/0000-0003-0247-7729"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Ishikawa","raw_affiliation_strings":["Kabushiki Kaisha Toshiba, Minato-ku, Tokyo, JP","Toshiba Corporation, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Kabushiki Kaisha Toshiba, Minato-ku, Tokyo, JP","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087438210","display_name":"M. Kanzawa","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Kanzawa","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005831802","display_name":"M. Ichida","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Ichida","raw_affiliation_strings":["Toshiba Corporation, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067417885","display_name":"K. Nogami","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Nogami","raw_affiliation_strings":["Toshiba Corporation, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":9.015,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":276,"citation_normalized_percentile":{"value":0.980029,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":"33","issue":"3","first_page":"463","last_page":"472"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.46738327}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.64739054},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5307391},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5301284},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.52173483},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.49099067},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48321903},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.46738327},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.45073807},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35969728},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31303984},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25913882},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.091451466},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.661212","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.89,"id":"https://metadata.un.org/sdg/7"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":12,"referenced_works":["https://openalex.org/W1537536450","https://openalex.org/W1539883310","https://openalex.org/W1633471522","https://openalex.org/W1934098742","https://openalex.org/W2041053190","https://openalex.org/W2114621701","https://openalex.org/W2121190917","https://openalex.org/W2147402024","https://openalex.org/W2166243422","https://openalex.org/W2166756725","https://openalex.org/W2566444836","https://openalex.org/W56771065"],"related_works":["https://openalex.org/W4382053387","https://openalex.org/W4200520489","https://openalex.org/W2952348651","https://openalex.org/W2539810230","https://openalex.org/W2375742443","https://openalex.org/W2153990583","https://openalex.org/W2149381099","https://openalex.org/W2061536531","https://openalex.org/W193873054","https://openalex.org/W1483190388"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"an":[3],"automated":[4],"design":[5],"technique":[6,18,98],"to":[7,38,43,60,65,81,91],"reduce":[8,82],"power":[9,101],"by":[10,102,108],"making":[11],"use":[12],"of":[13,20],"two":[14],"supply":[15,39],"voltages.":[16],"The":[17,26,46,70,96],"consists":[19],"structure":[21,27],"synthesis,":[22],"placement,":[23],"and":[24,48,107],"routing.":[25],"synthesizer":[28],"clusters":[29],"the":[30,33,40,53,57,67,100,111,116],"gates":[31],"off":[32],"critical":[34],"paths":[35],"so":[36,63],"as":[37,64],"reduced":[41,54,71,99],"voltage":[42,55,73],"save":[44],"power.":[45,83],"placement":[47],"routing":[49],"tool":[50],"assigns":[51],"either":[52],"or":[56],"unreduced":[58],"one":[59],"each":[61],"row":[62],"minimize":[66],"area":[68],"overhead.":[69],"supply,":[72],"is":[74],"also":[75],"exploited":[76],"in":[77,104,110],"a":[78,92],"clock":[79,112],"tree":[80],"Combining":[84],"these":[85],"techniques":[86],"together,":[87],"we":[88],"applied":[89],"it":[90],"media":[93],"processor":[94],"chip.":[95],"combined":[97],"47%":[103],"random-logic":[105],"modules":[106],"73%":[109],"tree,":[113],"while":[114],"keeping":[115],"performance.":[117]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2169278276","counts_by_year":[{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":12},{"year":2013,"cited_by_count":15},{"year":2012,"cited_by_count":11}],"updated_date":"2025-01-21T04:55:35.766463","created_date":"2016-06-24"}