{"id":"https://openalex.org/W2120605288","doi":"https://doi.org/10.1109/4.535414","title":"A 29-ns 64-Mb DRAM with hierarchical array architecture","display_name":"A 29-ns 64-Mb DRAM with hierarchical array architecture","publication_year":1996,"publication_date":"1996-01-01","ids":{"openalex":"https://openalex.org/W2120605288","doi":"https://doi.org/10.1109/4.535414","mag":"2120605288"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.535414","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112211176","display_name":"M. Nakamura","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"funder","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Nakamura","raw_affiliation_strings":["Hitachi Ltd., Tokyo, JAPAN"],"affiliations":[{"raw_affiliation_string":"Hitachi Ltd., Tokyo, JAPAN","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103179710","display_name":"Tsuyoshi Takahashi","orcid":"https://orcid.org/0000-0002-6656-0663"},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"funder","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Takahashi","raw_affiliation_strings":["Hitachi Ltd., Tokyo, JAPAN"],"affiliations":[{"raw_affiliation_string":"Hitachi Ltd., Tokyo, JAPAN","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024217818","display_name":"T. Akiba","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"funder","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Akiba","raw_affiliation_strings":["Hitachi Ltd., Tokyo, JAPAN"],"affiliations":[{"raw_affiliation_string":"Hitachi Ltd., Tokyo, JAPAN","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000235718","display_name":"G. Kitsukawa","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"funder","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"G. Kitsukawa","raw_affiliation_strings":["Hitachi Ltd., Tokyo, JAPAN"],"affiliations":[{"raw_affiliation_string":"Hitachi Ltd., Tokyo, JAPAN","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039214771","display_name":"Mario Morino","orcid":"https://orcid.org/0000-0003-4540-1409"},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"funder","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Morino","raw_affiliation_strings":["[Hitachi VLSI Engineering Corporation Limited, Kodaira, Tokyo, Japan]"],"affiliations":[{"raw_affiliation_string":"[Hitachi VLSI Engineering Corporation Limited, Kodaira, Tokyo, Japan]","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085756372","display_name":"Tomonori Sekiguchi","orcid":"https://orcid.org/0000-0002-7094-845X"},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"funder","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Sekiguchi","raw_affiliation_strings":["[Development Department, Device Development Center, Hitachi and Limited, Tokyo, Japan]"],"affiliations":[{"raw_affiliation_string":"[Development Department, Device Development Center, Hitachi and Limited, Tokyo, Japan]","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109278580","display_name":"Isamu Asano","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"funder","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"I. Asano","raw_affiliation_strings":["[Development Department, Device Development Center, Hitachi and Limited, Tokyo, Japan]"],"affiliations":[{"raw_affiliation_string":"[Development Department, Device Development Center, Hitachi and Limited, Tokyo, Japan]","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007927728","display_name":"K. Komatsuzaki","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"funder","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Komatsuzaki","raw_affiliation_strings":["[Development Department, Device Development Center, Hitachi and Limited, Tokyo, Japan]"],"affiliations":[{"raw_affiliation_string":"[Development Department, Device Development Center, Hitachi and Limited, Tokyo, Japan]","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112239468","display_name":"Y. Tadaki","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"funder","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Tadaki","raw_affiliation_strings":["[Development Department, Device Development Center, Hitachi and Limited, Tokyo, Japan]"],"affiliations":[{"raw_affiliation_string":"[Development Department, Device Development Center, Hitachi and Limited, Tokyo, Japan]","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033612978","display_name":"SangLyul Cho","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090379","display_name":"Texas Instruments (Japan)","ror":"https://ror.org/00c2h6p86","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210090379","https://openalex.org/I74760111"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"None Songsu Cho","raw_affiliation_strings":["Texas Instruments Japan Limited, Ibaraki, Japan"],"affiliations":[{"raw_affiliation_string":"Texas Instruments Japan Limited, Ibaraki, Japan","institution_ids":["https://openalex.org/I4210090379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008670586","display_name":"K. Kajigaya","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090379","display_name":"Texas Instruments (Japan)","ror":"https://ror.org/00c2h6p86","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210090379","https://openalex.org/I74760111"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Kajigaya","raw_affiliation_strings":["[Texas Instruments Japan Limited, Ibaraki, Japan]"],"affiliations":[{"raw_affiliation_string":"[Texas Instruments Japan Limited, Ibaraki, Japan]","institution_ids":["https://openalex.org/I4210090379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056767459","display_name":"T. Tachibana","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090379","display_name":"Texas Instruments (Japan)","ror":"https://ror.org/00c2h6p86","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210090379","https://openalex.org/I74760111"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Tachibana","raw_affiliation_strings":["[Texas Instruments Japan Limited, Ibaraki, Japan]"],"affiliations":[{"raw_affiliation_string":"[Texas Instruments Japan Limited, Ibaraki, Japan]","institution_ids":["https://openalex.org/I4210090379"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012123753","display_name":"Koichi Sato","orcid":"https://orcid.org/0000-0002-0574-774X"},"institutions":[{"id":"https://openalex.org/I4210090379","display_name":"Texas Instruments (Japan)","ror":"https://ror.org/00c2h6p86","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210090379","https://openalex.org/I74760111"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Sato","raw_affiliation_strings":["[Texas Instruments Japan Limited, Ibaraki, Japan]"],"affiliations":[{"raw_affiliation_string":"[Texas Instruments Japan Limited, Ibaraki, Japan]","institution_ids":["https://openalex.org/I4210090379"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.112,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":35,"citation_normalized_percentile":{"value":0.883148,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":90},"biblio":{"volume":"31","issue":"9","first_page":"1302","last_page":"1307"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8086481}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8086481},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4760406},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.47262904},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43736324},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40278962},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26066893},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.10169813},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.041499555}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.535414","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.84,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":11,"referenced_works":["https://openalex.org/W1494889901","https://openalex.org/W1593888571","https://openalex.org/W2096568661","https://openalex.org/W2117221953","https://openalex.org/W2127904095","https://openalex.org/W2140957071","https://openalex.org/W2152782894","https://openalex.org/W2182626030","https://openalex.org/W2739442567","https://openalex.org/W4231523356","https://openalex.org/W4250032859"],"related_works":["https://openalex.org/W4233815414","https://openalex.org/W396164270","https://openalex.org/W2901309973","https://openalex.org/W2372170743","https://openalex.org/W2117014006","https://openalex.org/W2034384303","https://openalex.org/W1997145140","https://openalex.org/W1764185321","https://openalex.org/W1604898313","https://openalex.org/W1491899005"],"abstract_inverted_index":{"A":[0,76,139],"29-ns":[1],"(RAS":[2],"access":[3,141],"time),":[4],"64-Mb":[5,113],"DRAM":[6,114],"with":[7,80,107],"hierarchical":[8,30,77],"array":[9,67],"architecture":[10],"has":[11,115],"been":[12,116],"developed.":[13],"For":[14],"consistent":[15],"high":[16,19,36,87],"yields":[17],"and":[18,48,101,118,130],"speed,":[20,37],"a":[21,29],"CMOS":[22,104],"segment":[23],"driver":[24],"circuit":[25,99],"is":[26,74,84,124,134,149],"used":[27],"as":[28],"word":[31],"line":[32],"scheme.":[33],"To":[34,60],"achieve":[35],"precharge":[38],"signal":[39,52],"(PC)":[40],"drivers":[41,54],"for":[42,86],"equalizing":[43],"the":[44,58,92,131],"bit":[45],"lines":[46],"pairs,":[47],"shared":[49],"sense":[50,62,72],"amplifier":[51,73],"(SHR)":[53],"are":[55],"distributed":[56],"in":[57,65,91],"array.":[59],"enhance":[61],"amplifiers":[63],"speed":[64,88],"low":[66],"voltage,":[68],"an":[69,111],"over":[70],"driven":[71],"adopted.":[75],"I/O":[78,93],"scheme":[79],"semidirect":[81],"sensing":[82],"switch":[83],"introduced":[85],"data":[89],"transfer":[90],"paths.":[94],"By":[95],"combining":[96],"these":[97],"proposed":[98],"techniques":[100],"0.25-/spl":[102],"mu/m":[103],"process":[105],"technologies":[106],"phase-shift":[108],"optical":[109],"lithography,":[110],"experimental":[112],"designed":[117],"fabricated.":[119],"The":[120],"memory":[121],"cell":[122],"size":[123,133],"0.71/spl":[125],"times/1.20":[126],"/spl":[127],"mu/m/sup":[128],"2/,":[129],"chip":[132],"15.91/spl":[135],"times/9.06":[136],"mm/sup":[137],"2/.":[138],"typical":[140],"time":[142],"under":[143],"3.3":[144],"V":[145],"power":[146],"supply":[147],"voltage":[148],"29":[150],"ns.":[151]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2120605288","counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-04-19T05:55:31.602932","created_date":"2016-06-24"}