乐胖代购免代理版

{"id":"https://openalex.org/W2076325543","doi":"https://doi.org/10.1109/3dic.2012.6262967","title":"Global Built-In Self-Repair for 3D memories with redundancy sharing and parallel testing","display_name":"Global Built-In Self-Repair for 3D memories with redundancy sharing and parallel testing","publication_year":2012,"publication_date":"2012-01-01","ids":{"openalex":"https://openalex.org/W2076325543","doi":"https://doi.org/10.1109/3dic.2012.6262967","mag":"2076325543"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2012.6262967","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100738994","display_name":"Xiaodong Wang","orcid":"https://orcid.org/0009-0009-3848-2512"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"None Xiaodong Wang","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076654998","display_name":"Dilip Vasudevan","orcid":"https://orcid.org/0000-0003-0931-309X"},"institutions":[{"id":"https://openalex.org/I27577105","display_name":"University College Cork","ror":"https://ror.org/03265fv13","country_code":"IE","type":"education","lineage":["https://openalex.org/I27577105"]},{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["IE","US"],"is_corresponding":false,"raw_author_name":"D. Vasudevan","raw_affiliation_strings":["CEOL, Department of Computer Science, University College Cork, Cork, Ireland","School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"CEOL, Department of Computer Science, University College Cork, Cork, Ireland","institution_ids":["https://openalex.org/I27577105"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029125702","display_name":"H-H S. Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H-H S. Lee","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.755,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":16,"citation_normalized_percentile":{"value":0.794431,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":89},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9975,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5454122},{"id":"https://openalex.org/keywords/chip-stacking","display_name":"Chip Stacking","score":0.538136},{"id":"https://openalex.org/keywords/system-integration","display_name":"System Integration","score":0.521662},{"id":"https://openalex.org/keywords/test-access-architecture","display_name":"Test Access Architecture","score":0.515857},{"id":"https://openalex.org/keywords/maintenance-engineering","display_name":"Maintenance engineering","score":0.44376025}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.8183587},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5454122},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5160177},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49618727},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.48050964},{"id":"https://openalex.org/C23725684","wikidata":"https://www.wikidata.org/wiki/Q616377","display_name":"Maintenance engineering","level":2,"score":0.44376025},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3720938},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.330643}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2012.6262967","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.53,"display_name":"Industry, innovation and infrastructure"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":26,"referenced_works":["https://openalex.org/W1966747106","https://openalex.org/W1977765666","https://openalex.org/W2007874051","https://openalex.org/W2027712195","https://openalex.org/W2061587924","https://openalex.org/W2068415199","https://openalex.org/W2071208935","https://openalex.org/W2086805781","https://openalex.org/W2099187791","https://openalex.org/W2107304970","https://openalex.org/W2110881464","https://openalex.org/W2113434468","https://openalex.org/W2116273964","https://openalex.org/W2124414146","https://openalex.org/W2131413854","https://openalex.org/W2134822007","https://openalex.org/W2136854849","https://openalex.org/W2143502515","https://openalex.org/W2143807959","https://openalex.org/W2159103279","https://openalex.org/W2164950416","https://openalex.org/W2171019527","https://openalex.org/W3139689176","https://openalex.org/W3140078554","https://openalex.org/W4243406756","https://openalex.org/W4255435342"],"related_works":["https://openalex.org/W2601840227","https://openalex.org/W2168011386","https://openalex.org/W2132635813","https://openalex.org/W2126415012","https://openalex.org/W2122594448","https://openalex.org/W2067279514","https://openalex.org/W2025178194","https://openalex.org/W2014857038","https://openalex.org/W2008730376","https://openalex.org/W1971749138"],"abstract_inverted_index":{"3D":[0,23,78,100],"integration":[1],"is":[2],"a":[3,38,76,99],"promising":[4],"technology":[5],"that":[6,106],"provides":[7],"high":[8],"memory":[9,114],"bandwidth,":[10],"reduced":[11],"power,":[12],"shortened":[13],"latency,":[14],"and":[15,26,53,64,117],"smaller":[16],"form":[17],"factor.":[18],"Among":[19],"many":[20],"issues":[21],"in":[22],"IC":[24],"design":[25],"production,":[27],"testing":[28,63],"remains":[29],"one":[30],"of":[31,60,98],"the":[32,51,61,90,95,113,119],"major":[33],"challenges.":[34],"This":[35],"paper":[36],"introduces":[37],"new":[39],"design-for-test":[40],"technique":[41,109],"called":[42],"3D-GESP,":[43],"an":[44],"efficient":[45],"Built-In-Self-Repair":[46],"(BISR)":[47],"algorithm":[48],"to":[49],"fulfill":[50],"test":[52,120],"reliability":[54],"needs":[55],"for":[56],"3D-stacked":[57],"memories.":[58],"Instead":[59],"local":[62],"redundancy":[65,85],"allocation":[66],"method":[67],"as":[68],"most":[69],"current":[70],"BISR":[71,79,91],"techniques":[72],"employed,":[73],"we":[74],"introduce":[75],"global":[77],"scheme,":[80],"which":[81],"not":[82],"only":[83],"enables":[84],"sharing,":[86],"but":[87],"also":[88],"parallelizes":[89],"procedure":[92],"among":[93],"all":[94],"stacked":[96],"layers":[97],"memory.":[101],"Our":[102],"simulation":[103],"results":[104],"show":[105],"our":[107],"proposed":[108],"will":[110],"significantly":[111],"increase":[112],"repair":[115],"rate":[116],"reduce":[118],"time.":[121]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2076325543","counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":4}],"updated_date":"2024-12-05T09:51:13.807465","created_date":"2016-06-24"}