乐胖代购免代理版

{"id":"https://openalex.org/W2068326461","doi":"https://doi.org/10.1093/ietfec/e90-a.12.2651","title":"Chip-Level Substrate Coupling Analysis with Reference Structures for Verification","display_name":"Chip-Level Substrate Coupling Analysis with Reference Structures for Verification","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2068326461","doi":"https://doi.org/10.1093/ietfec/e90-a.12.2651","mag":"2068326461"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1093/ietfec/e90-a.12.2651","pdf_url":null,"source":{"id":"https://openalex.org/S166990724","display_name":"IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences","issn_l":"0916-8508","issn":["0916-8508","1745-1337"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044934816","display_name":"Daisuke Kosaka","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. KOSAKA","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070370721","display_name":"Makoto Nagata","orcid":"https://orcid.org/0000-0002-0625-9107"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. NAGATA","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049116317","display_name":"Yoshitaka Murasaka","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Y. MURASAKA","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5025276777","display_name":"Akira Iwata","orcid":"https://orcid.org/0000-0002-5002-2553"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. IWATA","raw_affiliation_strings":[],"affiliations":[]}],"institution_assertions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.158,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.709006,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":84,"max":85},"biblio":{"volume":"E90-A","issue":"12","first_page":"2651","last_page":"2660"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge Protection in Integrated Circuits","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge Protection in Integrated Circuits","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility in Electronics","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/substrate-coupling","display_name":"Substrate coupling","score":0.82624507},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase Noise","score":0.56745},{"id":"https://openalex.org/keywords/tlp-calibration","display_name":"TLP Calibration","score":0.53601},{"id":"https://openalex.org/keywords/system-level-esd-test","display_name":"System-Level ESD Test","score":0.526346},{"id":"https://openalex.org/keywords/integrated-circuits","display_name":"Integrated Circuits","score":0.517449},{"id":"https://openalex.org/keywords/on-chip-protection","display_name":"On-Chip Protection","score":0.515482},{"id":"https://openalex.org/keywords/parasitic-capacitance","display_name":"Parasitic capacitance","score":0.43986672}],"concepts":[{"id":"https://openalex.org/C51674796","wikidata":"https://www.wikidata.org/wiki/Q7632167","display_name":"Substrate coupling","level":4,"score":0.82624507},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6253458},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5694592},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5402839},{"id":"https://openalex.org/C131584629","wikidata":"https://www.wikidata.org/wiki/Q4308705","display_name":"Coupling (piping)","level":2,"score":0.5193009},{"id":"https://openalex.org/C2777289219","wikidata":"https://www.wikidata.org/wiki/Q7632154","display_name":"Substrate (aquarium)","level":2,"score":0.5131834},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48249507},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.47773382},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.45081928},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.43986672},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.43241376},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.4055522},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.36747795},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19411287},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.15320617},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1411342},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.11244056},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.093581975},{"id":"https://openalex.org/C155310634","wikidata":"https://www.wikidata.org/wiki/Q1852785","display_name":"Trench","level":3,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C111368507","wikidata":"https://www.wikidata.org/wiki/Q43518","display_name":"Oceanography","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1093/ietfec/e90-a.12.2651","pdf_url":null,"source":{"id":"https://openalex.org/S166990724","display_name":"IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences","issn_l":"0916-8508","issn":["0916-8508","1745-1337"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":14,"referenced_works":["https://openalex.org/W1520187900","https://openalex.org/W1996718405","https://openalex.org/W2050852788","https://openalex.org/W2057675232","https://openalex.org/W2072627139","https://openalex.org/W2098859370","https://openalex.org/W2119927257","https://openalex.org/W2137275740","https://openalex.org/W2139710317","https://openalex.org/W2142988189","https://openalex.org/W2143488967","https://openalex.org/W2149160469","https://openalex.org/W2170046261","https://openalex.org/W2180333551"],"related_works":["https://openalex.org/W4304890870","https://openalex.org/W4210807885","https://openalex.org/W2999380399","https://openalex.org/W2904654231","https://openalex.org/W2394034449","https://openalex.org/W2248915580","https://openalex.org/W2126779451","https://openalex.org/W2059163921","https://openalex.org/W2058545256","https://openalex.org/W2051045034"],"abstract_inverted_index":{"Chip-level":[0],"substrate":[1,14,30,37,79,92],"coupling":[2,31,93],"analysis":[3,90,119],"uses":[4],"F-matrix":[5],"computation":[6],"with":[7,137],"slice-and-stack":[8],"execution":[9],"to":[10,23,49,135],"include":[11],"highly":[12],"concentrated":[13],"resistivity":[15],"gradient.":[16],"The":[17],"technique":[18],"that":[19,57],"has":[20],"been":[21],"applied":[22],"evaluation":[24,142],"of":[25,75,88,91,106,116,143,146,150,155,161],"device-level":[26],"isolation":[27],"structures":[28],"against":[29],"is":[32,47],"now":[33],"developed":[34],"into":[35],"chip-level":[36,89],"noise":[38,53,59,80,122,156],"analysis.":[39],"A":[40,66],"time-series":[41],"divided":[42],"parasitic":[43],"capacitance":[44],"(TSDPC)":[45],"model":[46],"equivalent":[48],"a":[50,62,83,95],"transition":[51],"controllable":[52],"source":[54],"(TCNS)":[55],"circuit":[56],"captures":[58],"generation":[60],"in":[61,94,101,131],"CMOS":[63,110],"digital":[64],"circuit.":[65],"reference":[67],"structure":[68],"incorporating":[69],"TCNS":[70],"circuits":[71],"and":[72,108],"an":[73],"array":[74],"on-chip":[76],"high":[77],"precision":[78],"monitors":[81],"provides":[82],"basis":[84],"for":[85],"the":[86,113,117,144,147],"verification":[87],"given":[96],"technology.":[97],"Test":[98],"chips":[99],"fabricated":[100],"two":[102],"different":[103],"wafer":[104],"processings":[105],"0.30-\u03bcm":[107],"0.18-\u03bcm":[109],"technologies":[111],"demonstrate":[112],"universal":[114],"availability":[115],"proposed":[118],"techniques.":[120],"Substrate":[121],"simulation":[123],"achieves":[124],"no":[125],"more":[126],"than":[127],"3":[128],"dB":[129],"discrepancy":[130],"peak":[132],"amplitude":[133],"compared":[134],"measurements":[136],"100-ps/100-\u03bcV":[138],"resolution,":[139],"enabling":[140],"precise":[141],"impacts":[145],"distant":[148],"placements":[149],"sensitive":[151],"devices":[152],"from":[153],"sources":[154],"as":[157,159],"well":[158],"application":[160],"guard":[162],"ring/band":[163],"structures.":[164]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2068326461","counts_by_year":[{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2024-11-23T04:14:38.018930","created_date":"2016-06-24"}