{"id":"https://openalex.org/W2888985416","doi":"https://doi.org/10.1049/iet-cds.2018.5135","title":"Low leakage domino logic circuit for wide fan\u2010in gates using CNTFET","display_name":"Low leakage domino logic circuit for wide fan\u2010in gates using CNTFET","publication_year":2018,"publication_date":"2018-09-01","ids":{"openalex":"https://openalex.org/W2888985416","doi":"https://doi.org/10.1049/iet-cds.2018.5135","mag":"2888985416"},"language":"en","primary_location":{"is_oa":true,"landing_page_url":"https://doi.org/10.1049/iet-cds.2018.5135","pdf_url":"https://ietresearch.onlinelibrary.wiley.com/doi/pdfdirect/10.1049/iet-cds.2018.5135","source":{"id":"https://openalex.org/S4210208150","display_name":"IET Circuits Devices & Systems","issn_l":"1751-858X","issn":["1751-858X","1751-8598"],"is_oa":true,"is_in_doaj":true,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://ietresearch.onlinelibrary.wiley.com/doi/pdfdirect/10.1049/iet-cds.2018.5135","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080989504","display_name":"Sandeep Garg","orcid":"https://orcid.org/0000-0002-7140-2352"},"institutions":[{"id":"https://openalex.org/I91277730","display_name":"Maulana Azad National Institute of Technology","ror":"https://ror.org/026vtd268","country_code":"IN","type":"education","lineage":["https://openalex.org/I91277730"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sandeep Garg","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Maulana Azad National Institute of Technology, Bhopal, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Maulana Azad National Institute of Technology, Bhopal, India","institution_ids":["https://openalex.org/I91277730"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033819723","display_name":"Tarun Kumar Gupta","orcid":"https://orcid.org/0000-0002-4335-1420"},"institutions":[{"id":"https://openalex.org/I91277730","display_name":"Maulana Azad National Institute of Technology","ror":"https://ror.org/026vtd268","country_code":"IN","type":"education","lineage":["https://openalex.org/I91277730"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Tarun K. Gupta","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Maulana Azad National Institute of Technology, Bhopal, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Maulana Azad National Institute of Technology, Bhopal, India","institution_ids":["https://openalex.org/I91277730"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5080989504"],"corresponding_institution_ids":["https://openalex.org/I91277730"],"apc_list":{"value":2000,"currency":"EUR","value_usd":2200,"provenance":"doaj"},"apc_paid":null,"fwci":0.483,"has_fulltext":true,"fulltext_origin":"pdf","cited_by_count":11,"citation_normalized_percentile":{"value":0.710251,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":86,"max":87},"biblio":{"volume":"13","issue":"2","first_page":"163","last_page":"173"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.81045794},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.49134842},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.4901081},{"id":"https://openalex.org/keywords/fan-in","display_name":"Fan-in","score":0.43298402}],"concepts":[{"id":"https://openalex.org/C58916441","wikidata":"https://www.wikidata.org/wiki/Q1778563","display_name":"Carbon nanotube field-effect transistor","level":5,"score":0.9149948},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.81045794},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7164701},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5884176},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5468435},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.53790694},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.49134842},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.4901081},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.45182297},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44656354},{"id":"https://openalex.org/C179431463","wikidata":"https://www.wikidata.org/wiki/Q1760638","display_name":"Fan-in","level":2,"score":0.43298402},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.43130067},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.41565818},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.39877933},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3076383},{"id":"https://openalex.org/C145598152","wikidata":"https://www.wikidata.org/wiki/Q176097","display_name":"Field-effect transistor","level":4,"score":0.26198187},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.20749438},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.19253016},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13372192}],"mesh":[],"locations_count":1,"locations":[{"is_oa":true,"landing_page_url":"https://doi.org/10.1049/iet-cds.2018.5135","pdf_url":"https://ietresearch.onlinelibrary.wiley.com/doi/pdfdirect/10.1049/iet-cds.2018.5135","source":{"id":"https://openalex.org/S4210208150","display_name":"IET Circuits Devices & Systems","issn_l":"1751-858X","issn":["1751-858X","1751-8598"],"is_oa":true,"is_in_doaj":true,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true}],"best_oa_location":{"is_oa":true,"landing_page_url":"https://doi.org/10.1049/iet-cds.2018.5135","pdf_url":"https://ietresearch.onlinelibrary.wiley.com/doi/pdfdirect/10.1049/iet-cds.2018.5135","source":{"id":"https://openalex.org/S4210208150","display_name":"IET Circuits Devices & Systems","issn_l":"1751-858X","issn":["1751-858X","1751-8598"],"is_oa":true,"is_in_doaj":true,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.55,"id":"https://metadata.un.org/sdg/7"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":30,"referenced_works":["https://openalex.org/W1586128375","https://openalex.org/W1608417020","https://openalex.org/W1983594103","https://openalex.org/W1987370976","https://openalex.org/W1996192583","https://openalex.org/W2007522479","https://openalex.org/W2043620677","https://openalex.org/W2060374424","https://openalex.org/W2062030484","https://openalex.org/W2068871056","https://openalex.org/W2098668540","https://openalex.org/W2106113588","https://openalex.org/W2108878659","https://openalex.org/W2109797003","https://openalex.org/W2110429304","https://openalex.org/W2124548525","https://openalex.org/W2131862714","https://openalex.org/W2140541049","https://openalex.org/W2158932653","https://openalex.org/W2172161464","https://openalex.org/W2467760436","https://openalex.org/W2530152351","https://openalex.org/W2586846578","https://openalex.org/W2602950819","https://openalex.org/W2607522409","https://openalex.org/W2626774758","https://openalex.org/W2732373852","https://openalex.org/W283009005","https://openalex.org/W4253516001","https://openalex.org/W4392449157"],"related_works":["https://openalex.org/W2971473967","https://openalex.org/W2951110199","https://openalex.org/W2888985416","https://openalex.org/W2623064749","https://openalex.org/W2534190481","https://openalex.org/W2397758652","https://openalex.org/W2168226525","https://openalex.org/W2118900528","https://openalex.org/W1601832081","https://openalex.org/W1541735515"],"abstract_inverted_index":{"A":[0,47],"carbon":[1],"nanotube":[2],"field":[3],"effect":[4],"transistor":[5,55],"(CNTFET)":[6],"emerged":[7],"as":[8,41,121,148,175],"an":[9,86],"alternative":[10],"to":[11],"the":[12,28,44,77,101,124,145,154,158,178,191],"complementary":[13],"metal":[14],"oxide":[15],"semiconductor":[16],"(CMOS)":[17],"for":[18,60,157,185],"implementing":[19],"low-power":[20,62],"high-speed":[21],"very-large-scale":[22],"integration":[23],"circuits.":[24,65],"In":[25],"this":[26],"study,":[27],"CNTFET":[29,102,132,146,192],"technology":[30,147,156,193],"is":[31,58,83],"discussed":[32],"that":[33],"has":[34,137],"faster":[35],"switching":[36],"speed":[37],"and":[38,69,79,114],"high-carrier":[39],"mobility":[40],"compared":[42,122,149,176],"with":[43,123,150,177],"CMOS":[45,155],"technology.":[46,103,133],"new":[48],"technique":[49,106,130,136,164,184],"ultra-low":[50],"power":[51,110,140],"dynamic":[52],"node":[53],"driven":[54],"domino":[56,63,128,182],"logic":[57,64,72,129,183],"proposed":[59,78,105,135,163],"designing":[61],"2,":[66],"4,":[67],"8":[68],"16":[70,186],"input":[71,187],"gates":[73,189],"are":[74],"simulated":[75],"using":[76,100],"existing":[80],"techniques.":[81],"Simulation":[82],"done":[84],"on":[85],"H-Spice":[87],"Stanford":[88],"CNFET":[89],"32":[90],"nm":[91],"model":[92],"at":[93,194],"a":[94,108,115,138,166],"clock":[95],"frequency":[96],"of":[97,112,119,142,169],"200":[98,195],"MHz":[99],"The":[104,134,162],"shows":[107,165],"maximum":[109,116,139,167],"reduction":[111,118,141],"57.14%":[113],"delay":[117],"50.24%":[120],"current":[125],"mirror":[126],"footed":[127],"in":[131,144,153,171,190],"96.61%":[143],"its":[151],"counterpart":[152],"two-input":[159],"OR":[160,188],"gate.":[161],"improvement":[168],"1.39\u00d7":[170],"unity":[172],"noise":[173],"gain":[174],"conditional":[179],"stacked":[180],"keeper":[181],"MHz.":[196]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2888985416","counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2025-01-17T11:00:17.987253","created_date":"2018-09-07"}