{"id":"https://openalex.org/W4401689504","doi":"https://doi.org/10.1016/j.sysarc.2024.103260","title":"FPGA-assisted design space exploration of parameterized AI accelerators: A Quickloop approach","display_name":"FPGA-assisted design space exploration of parameterized AI accelerators: A Quickloop approach","publication_year":2024,"publication_date":"2024-08-19","ids":{"openalex":"https://openalex.org/W4401689504","doi":"https://doi.org/10.1016/j.sysarc.2024.103260"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.sysarc.2024.103260","pdf_url":null,"source":{"id":"https://openalex.org/S127660348","display_name":"Journal of Systems Architecture","issn_l":"1383-7621","issn":["1383-7621","1873-6165"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062070714","display_name":"Kashif Inayat","orcid":"https://orcid.org/0000-0001-5504-6274"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kashif Inayat","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037596497","display_name":"Fahad Bin Muslim","orcid":"https://orcid.org/0000-0002-4153-360X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Fahad Bin Muslim","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011409102","display_name":"Tayyeb Mahmood","orcid":"https://orcid.org/0000-0002-8853-305X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tayyeb Mahmood","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5006563419","display_name":"Jaeyong Chung","orcid":"https://orcid.org/0000-0001-5819-1995"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jaeyong Chung","raw_affiliation_strings":[],"affiliations":[]}],"institution_assertions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2800,"currency":"USD","value_usd":2800,"provenance":"doaj"},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":84},"biblio":{"volume":"155","issue":null,"first_page":"103260","last_page":"103260"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9992,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9992,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9967,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9952,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5603384}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.89653456},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.85788363},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7409465},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.56449026},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5603384},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.50196743},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37396023},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36590597},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.35965753},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34205884},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20072344},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19119653}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.sysarc.2024.103260","pdf_url":null,"source":{"id":"https://openalex.org/S127660348","display_name":"Journal of Systems Architecture","issn_l":"1383-7621","issn":["1383-7621","1873-6165"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[{"funder":"https://openalex.org/F4320322030","funder_display_name":"Ministry of Science, ICT and Future Planning","award_id":null},{"funder":"https://openalex.org/F4320335489","funder_display_name":"Institute for Information and Communications Technology Promotion","award_id":"2021-0-00754"}],"datasets":[],"versions":[],"referenced_works_count":27,"referenced_works":["https://openalex.org/W1979531461","https://openalex.org/W2186373062","https://openalex.org/W2322411027","https://openalex.org/W2594172366","https://openalex.org/W2798956872","https://openalex.org/W2804032941","https://openalex.org/W2963114857","https://openalex.org/W3017521908","https://openalex.org/W3200950867","https://openalex.org/W3216772467","https://openalex.org/W4205558922","https://openalex.org/W4213249026","https://openalex.org/W4232963603","https://openalex.org/W4238987740","https://openalex.org/W4239088979","https://openalex.org/W4243739713","https://openalex.org/W4245994158","https://openalex.org/W4252252062","https://openalex.org/W4281649719","https://openalex.org/W4286899396","https://openalex.org/W4288534138","https://openalex.org/W4293024083","https://openalex.org/W4313627819","https://openalex.org/W4317838087","https://openalex.org/W4367183349","https://openalex.org/W4386826409","https://openalex.org/W4396680798"],"related_works":["https://openalex.org/W4365793791","https://openalex.org/W4313484792","https://openalex.org/W4313341326","https://openalex.org/W4288420200","https://openalex.org/W4282568311","https://openalex.org/W3145095675","https://openalex.org/W2951473296","https://openalex.org/W2883928845","https://openalex.org/W2168940796","https://openalex.org/W2024329643"],"abstract_inverted_index":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4401689504","counts_by_year":[],"updated_date":"2024-12-26T17:45:57.053571","created_date":"2024-08-20"}