{"id":"https://openalex.org/W3217440203","doi":"https://doi.org/10.1016/j.mejo.2021.105318","title":"Pair-Wise Urdhava-Tiryagbhyam (UT) Vedic Ternary multiplier","display_name":"Pair-Wise Urdhava-Tiryagbhyam (UT) Vedic Ternary multiplier","publication_year":2021,"publication_date":"2021-11-25","ids":{"openalex":"https://openalex.org/W3217440203","doi":"https://doi.org/10.1016/j.mejo.2021.105318","mag":"3217440203"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.mejo.2021.105318","pdf_url":null,"source":{"id":"https://openalex.org/S4394736632","display_name":"Microelectronics Journal","issn_l":"0026-2692","issn":["0026-2692"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015887462","display_name":"Aloke Saha","orcid":"https://orcid.org/0000-0002-0531-5234"},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Aloke Saha","raw_affiliation_strings":["Department of ECE, Dr. B. C. Roy Engineering College, Durgapur, India"],"affiliations":[{"raw_affiliation_string":"Department of ECE, Dr. B. C. Roy Engineering College, Durgapur, India","institution_ids":["https://openalex.org/I155837530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079175670","display_name":"Rakesh Kumar Singh","orcid":"https://orcid.org/0000-0002-4966-8269"},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rakesh Kumar Singh","raw_affiliation_strings":["Department of ECE, Dr. B. C. Roy Engineering College, Durgapur, India"],"affiliations":[{"raw_affiliation_string":"Department of ECE, Dr. B. C. Roy Engineering College, Durgapur, India","institution_ids":["https://openalex.org/I155837530"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101520559","display_name":"Dipankar Pal","orcid":"https://orcid.org/0000-0001-8514-0077"},"institutions":[{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Dipankar Pal","raw_affiliation_strings":["Department of EEE & EI, BITS-Pilani, K. K. Birla Goa-Campus, India"],"affiliations":[{"raw_affiliation_string":"Department of EEE & EI, BITS-Pilani, K. K. Birla Goa-Campus, India","institution_ids":["https://openalex.org/I74796645"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5101520559"],"corresponding_institution_ids":["https://openalex.org/I74796645"],"apc_list":null,"apc_paid":null,"fwci":0.739,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.672342,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":86,"max":87},"biblio":{"volume":"119","issue":null,"first_page":"105318","last_page":"105318"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9981,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.47464758},{"id":"https://openalex.org/keywords/transistor-count","display_name":"Transistor count","score":0.4154312}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5866463},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.53345656},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.50316495},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.47464758},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.45843583},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4401468},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.43698734},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4295268},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.4154312},{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.41325355},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3885494},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.35220438},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.29578722},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2850877},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2194997},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21008894},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11459911},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.mejo.2021.105318","pdf_url":null,"source":{"id":"https://openalex.org/S4394736632","display_name":"Microelectronics Journal","issn_l":"0026-2692","issn":["0026-2692"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8,"id":"https://metadata.un.org/sdg/7"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":32,"referenced_works":["https://openalex.org/W2004776020","https://openalex.org/W2018519174","https://openalex.org/W2025152094","https://openalex.org/W2057069582","https://openalex.org/W2137151150","https://openalex.org/W2143310750","https://openalex.org/W2167924806","https://openalex.org/W2169245181","https://openalex.org/W2334604828","https://openalex.org/W2344229673","https://openalex.org/W2544088239","https://openalex.org/W2730925321","https://openalex.org/W2783388087","https://openalex.org/W2803332880","https://openalex.org/W2807358726","https://openalex.org/W2808446825","https://openalex.org/W2888079360","https://openalex.org/W2908518198","https://openalex.org/W2912955673","https://openalex.org/W2936321175","https://openalex.org/W2943869879","https://openalex.org/W2946066476","https://openalex.org/W2971694126","https://openalex.org/W2974211375","https://openalex.org/W2980513533","https://openalex.org/W3012139012","https://openalex.org/W3015824447","https://openalex.org/W3033847128","https://openalex.org/W3037859146","https://openalex.org/W3126289572","https://openalex.org/W4243464061","https://openalex.org/W4256616389"],"related_works":["https://openalex.org/W4391043232","https://openalex.org/W4293054948","https://openalex.org/W4205566873","https://openalex.org/W3047618043","https://openalex.org/W3037443166","https://openalex.org/W3011443213","https://openalex.org/W2945492005","https://openalex.org/W2724754934","https://openalex.org/W2143851143","https://openalex.org/W2038524127"],"abstract_inverted_index":{"Multiplier":[0],"acts":[1],"as":[2],"a":[3,65],"central":[4],"building":[5],"block":[6],"for":[7,26],"most":[8],"digital":[9,22],"computations,":[10],"hence":[11],"is":[12,147,188],"of":[13,166,193],"major":[14],"significance":[15],"and":[16,44,78,132,141,172,203],"concern":[17],"in":[18,21,94],"improving":[19],"speed-power-reliability":[20],"processing":[23],"systems.":[24],"High-resolution-need":[25],"modern,":[27],"sophisticated":[28],"computing":[29],"system":[30],"has":[31,85,110,169,200],"put":[32],"binary":[33,59],"(base-2)":[34],"multipliers":[35],"under":[36],"question":[37],"mark":[38],"due":[39],"to":[40,88,96],"large":[41],"interconnect-overhead,":[42],"reliability-issue":[43],"market-relevance.":[45],"Digital":[46],"multiplication":[47,100],"by":[48],"ternary":[49,67,99],"(base-3)":[50],"numbers":[51],"can":[52],"effectively":[53],"reduce":[54],"aforesaid":[55],"drawbacks":[56],"associated":[57],"with":[58,75,101,136,153,177,184],"based":[60,69],"multiplication.":[61],"Present":[62],"study":[63,183],"introduces":[64],"novel":[66],"multiplier":[68,168,199],"on":[70,113,118,197],"Vedic":[71],"Urdhava-Tiryagbhyam":[72],"(UT)":[73],"Sutra":[74],"Pair-Wise":[76],"strategy":[77],"wave-pipelining.":[79,106],"The":[80,107,127,145],"Double":[81],"Pass-transistor":[82],"Logic":[83],"(DPL)":[84],"been":[86,111,170,201],"applied":[87],"complete":[89,108],"the":[90,163,173,191],"front-end":[91],"circuit":[92,109],"design":[93,146,165],"order":[95],"achieve":[97],"high-speed":[98],"low-power":[102],"dissipation":[103],"through":[104,149],"efficient":[105],"designed":[112],"32":[114],"nm":[115],"CMOS":[116],"technology":[117],"1.0":[119,142],"V":[120,140,143],"supply":[121],"rail":[122],"at":[123,158],"27":[124,159],"\u00b0C":[125,160],"temperature.":[126,161],"trit":[128],"input":[129],"\u201c0\u201d,":[130],"\u201c1\u201d":[131],"\u201c2\u201d":[133],"are":[134,180],"coded":[135],"0":[137],"V,":[138],"0.5":[139],"respectively.":[144],"validated":[148],"extensive":[150],"T-Spice":[151],"simulation":[152,176],"all":[154,178],"possible":[155],"test":[156],"patterns":[157],"Next":[162],"physical":[164],"proposed":[167,198],"done":[171],"post":[174],"layout":[175],"parasitic":[179],"performed.":[181],"Comparative":[182],"recent":[185],"candidate":[186],"designs":[187],"presented.":[189],"Finally,":[190],"effect":[192],"PVT":[194],"(Process-Voltage-Temperature)":[195],"variation":[196],"investigated":[202],"recorded.":[204]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W3217440203","counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":2}],"updated_date":"2024-12-15T23:30:50.261193","created_date":"2021-12-06"}