乐胖代购免代理版

{"id":"https://openalex.org/W2850651093","doi":"https://doi.org/10.1016/j.mejo.2018.05.010","title":"All-digital \u0394\u03a3 time-to-digital converter with Bi-Directional gated delay line time integrator","display_name":"All-digital \u0394\u03a3 time-to-digital converter with Bi-Directional gated delay line time integrator","publication_year":2018,"publication_date":"2018-07-06","ids":{"openalex":"https://openalex.org/W2850651093","doi":"https://doi.org/10.1016/j.mejo.2018.05.010","mag":"2850651093"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.mejo.2018.05.010","pdf_url":null,"source":{"id":"https://openalex.org/S4394736632","display_name":"Microelectronics Journal","issn_l":"0026-2692","issn":["0026-2692"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101852631","display_name":"Young Jun Park","orcid":"https://orcid.org/0000-0002-1461-5597"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"funder","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Young Jun Park","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ryerson University, Toronto, ON, Canada","TSMC Design Technology Canada Inc., Kanata, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ryerson University, Toronto, ON, Canada","institution_ids":["https://openalex.org/I530967"]},{"raw_affiliation_string":"TSMC Design Technology Canada Inc., Kanata, ON, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067036763","display_name":"Parth Parekh","orcid":null},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"funder","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Parth Parekh","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ryerson University, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ryerson University, Toronto, ON, Canada","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100698597","display_name":"Fei Yuan","orcid":"https://orcid.org/0000-0001-7758-5455"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"funder","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Fei Yuan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ryerson University, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ryerson University, Toronto, ON, Canada","institution_ids":["https://openalex.org/I530967"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5100698597"],"corresponding_institution_ids":["https://openalex.org/I530967"],"apc_list":null,"apc_paid":null,"fwci":0.58,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":6,"citation_normalized_percentile":{"value":0.518807,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":80,"max":82},"biblio":{"volume":"81","issue":null,"first_page":"179","last_page":"191"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9985,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9929,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-Digital Converter","score":0.6709901},{"id":"https://openalex.org/keywords/integrating-adc","display_name":"Integrating ADC","score":0.6377989},{"id":"https://openalex.org/keywords/digital-delay-line","display_name":"Digital delay line","score":0.42361847},{"id":"https://openalex.org/keywords/op-amp-integrator","display_name":"Op amp integrator","score":0.41839728}],"concepts":[{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.9495607},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.6709901},{"id":"https://openalex.org/C140020054","wikidata":"https://www.wikidata.org/wiki/Q6043185","display_name":"Integrating ADC","level":5,"score":0.6377989},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.61834234},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.55405176},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.5293753},{"id":"https://openalex.org/C96566525","wikidata":"https://www.wikidata.org/wiki/Q7805282","display_name":"Time delay and integration","level":2,"score":0.5135515},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.42946887},{"id":"https://openalex.org/C30847790","wikidata":"https://www.wikidata.org/wiki/Q4505961","display_name":"Digital delay line","level":4,"score":0.42361847},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4217823},{"id":"https://openalex.org/C159606330","wikidata":"https://www.wikidata.org/wiki/Q3799294","display_name":"Op amp integrator","level":5,"score":0.41839728},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.40741193},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3909417},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3099751},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.28091487},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.25380015},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.20300135},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.20040008},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.1833697},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.16387895},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.1375939},{"id":"https://openalex.org/C52773712","wikidata":"https://www.wikidata.org/wiki/Q175022","display_name":"Digital signal","level":3,"score":0.12457511},{"id":"https://openalex.org/C100329506","wikidata":"https://www.wikidata.org/wiki/Q336439","display_name":"\u0106uk converter","level":4,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.mejo.2018.05.010","pdf_url":null,"source":{"id":"https://openalex.org/S4394736632","display_name":"Microelectronics Journal","issn_l":"0026-2692","issn":["0026-2692"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.89,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"grants":[{"funder":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada","award_id":null}],"datasets":[],"versions":[],"referenced_works_count":59,"referenced_works":["https://openalex.org/W1566916904","https://openalex.org/W1826188091","https://openalex.org/W1870585997","https://openalex.org/W1925001955","https://openalex.org/W1973070989","https://openalex.org/W1981151840","https://openalex.org/W1993454995","https://openalex.org/W1993597884","https://openalex.org/W1994468577","https://openalex.org/W2015875528","https://openalex.org/W2016253482","https://openalex.org/W2032854331","https://openalex.org/W2033079081","https://openalex.org/W2034517250","https://openalex.org/W2046670350","https://openalex.org/W2053424871","https://openalex.org/W2059479615","https://openalex.org/W2062779032","https://openalex.org/W2062952706","https://openalex.org/W2064189791","https://openalex.org/W2074493578","https://openalex.org/W2087216822","https://openalex.org/W2087724102","https://openalex.org/W2089557579","https://openalex.org/W2094282675","https://openalex.org/W2103300303","https://openalex.org/W2105980164","https://openalex.org/W2108265716","https://openalex.org/W2108324407","https://openalex.org/W2117596189","https://openalex.org/W2119123494","https://openalex.org/W2123352527","https://openalex.org/W2127893475","https://openalex.org/W2130758723","https://openalex.org/W2133787935","https://openalex.org/W2134713152","https://openalex.org/W2134926592","https://openalex.org/W2140889969","https://openalex.org/W2151659230","https://openalex.org/W2153293882","https://openalex.org/W2160412553","https://openalex.org/W2163592170","https://openalex.org/W2163903773","https://openalex.org/W2165572735","https://openalex.org/W2166268103","https://openalex.org/W2166788855","https://openalex.org/W2170091880","https://openalex.org/W2177833654","https://openalex.org/W2179007144","https://openalex.org/W2277547979","https://openalex.org/W2343605460","https://openalex.org/W2397557477","https://openalex.org/W2517094076","https://openalex.org/W2541979587","https://openalex.org/W2551272880","https://openalex.org/W2599971731","https://openalex.org/W2704733859","https://openalex.org/W2884519067","https://openalex.org/W654799228"],"related_works":["https://openalex.org/W4239999388","https://openalex.org/W4230030822","https://openalex.org/W2850651093","https://openalex.org/W2613964090","https://openalex.org/W2563503076","https://openalex.org/W2391290255","https://openalex.org/W2388167301","https://openalex.org/W2368860006","https://openalex.org/W2268651165","https://openalex.org/W2143449266"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"bi-directional":[3],"gated":[4],"delay":[5],"line":[6],"(BDGDL)":[7],"time":[8,39,52,65,74,104,109,123],"integrators":[9,53],"featuring":[10],"full":[11],"compatibility":[12],"with":[13,61,70,91,100],"technology":[14,86],"scaling,":[15],"rapid":[16],"integration,":[17],"low":[18],"power":[19,133],"consumption,":[20],"and":[21,24,43,67,87,106,115,131],"built-in":[22],"digitization,":[23],"their":[25],"applications":[26],"in":[27,78],"all-digital":[28],"first-order":[29,57],"\u0394\u03a3":[30,58],"time-to-digital":[31],"converters":[32],"(TDCs).":[33],"The":[34,47,95,122],"architecture":[35],"of":[36,49,97,111,125],"the":[37,50,62,68,71,98,101,126],"BDGDL":[38,51,64,73,103],"integrators,":[40],"both":[41],"single-ended":[42,63],"differential,":[44],"is":[45,119,128,135],"presented.":[46],"imperfections":[48],"are":[54,76],"investigated.":[55],"Two":[56],"TDCs,":[59],"one":[60],"integrator":[66,105],"other":[69],"differential":[72,102],"integrator,":[75],"designed":[77],"an":[79],"IBM":[80],"130":[81],"nm":[82],"1.2":[83],"V":[84],"CMOS":[85],"analyzed":[88],"using":[89],"Spectre":[90],"BSIM4":[92],"device":[93],"models.":[94],"SNDR":[96],"TDC":[99,127],"a":[107],"sinusoidal":[108],"input":[110],"amplitude":[112],"430":[113],"ps":[114,130],"frequency":[116],"231":[117],"kHz":[118],"38":[120],"dB.":[121],"resolution":[124],"6.7":[129],"its":[132],"consumption":[134],"243":[136],"\u03bcW.":[137]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2850651093","counts_by_year":[{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2025-04-24T16:10:03.590094","created_date":"2018-07-19"}