{"id":"https://openalex.org/W2003935609","doi":"https://doi.org/10.1016/j.mejo.2015.01.001","title":"A proposed synthesis method for Application-Specific Instruction Set Processors","display_name":"A proposed synthesis method for Application-Specific Instruction Set Processors","publication_year":2015,"publication_date":"2015-02-03","ids":{"openalex":"https://openalex.org/W2003935609","doi":"https://doi.org/10.1016/j.mejo.2015.01.001","mag":"2003935609"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.mejo.2015.01.001","pdf_url":null,"source":{"id":"https://openalex.org/S4394736632","display_name":"Microelectronics Journal","issn_l":"0026-2692","issn":["0026-2692"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://real.mtak.hu/21268/1/02___A_Proposed_Synthesis_Method_for_Application_Specific_Instruction_Set_Processors_u_081209.66841.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056154163","display_name":"P\u00e9ter Horv\u00e1th","orcid":"https://orcid.org/0000-0002-4492-1798"},"institutions":[{"id":"https://openalex.org/I29770179","display_name":"Budapest University of Technology and Economics","ror":"https://ror.org/02w42ss30","country_code":"HU","type":"education","lineage":["https://openalex.org/I29770179"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"P\u00e9ter Horv\u00e1th","raw_affiliation_strings":["Department of Electron Devices, Budapest University of Technology and Economics Magyar tud\u00f3sok k\u00f6r\u00fatja 2, H-1117 Budapest, Hungary"],"affiliations":[{"raw_affiliation_string":"Department of Electron Devices, Budapest University of Technology and Economics Magyar tud\u00f3sok k\u00f6r\u00fatja 2, H-1117 Budapest, Hungary","institution_ids":["https://openalex.org/I29770179"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011229132","display_name":"G\u00e1bor Hossz\u00fa","orcid":"https://orcid.org/0000-0002-2856-9552"},"institutions":[{"id":"https://openalex.org/I29770179","display_name":"Budapest University of Technology and Economics","ror":"https://ror.org/02w42ss30","country_code":"HU","type":"education","lineage":["https://openalex.org/I29770179"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"G\u00e1bor Hossz\u00fa","raw_affiliation_strings":["Department of Electron Devices, Budapest University of Technology and Economics Magyar tud\u00f3sok k\u00f6r\u00fatja 2, H-1117 Budapest, Hungary"],"affiliations":[{"raw_affiliation_string":"Department of Electron Devices, Budapest University of Technology and Economics Magyar tud\u00f3sok k\u00f6r\u00fatja 2, H-1117 Budapest, Hungary","institution_ids":["https://openalex.org/I29770179"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071607319","display_name":"Ferenc Kov\u00e1cs","orcid":"https://orcid.org/0000-0002-9777-0372"},"institutions":[{"id":"https://openalex.org/I29770179","display_name":"Budapest University of Technology and Economics","ror":"https://ror.org/02w42ss30","country_code":"HU","type":"education","lineage":["https://openalex.org/I29770179"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"Ferenc Kov\u00e1cs","raw_affiliation_strings":["Department of Electron Devices, Budapest University of Technology and Economics Magyar tud\u00f3sok k\u00f6r\u00fatja 2, H-1117 Budapest, Hungary"],"affiliations":[{"raw_affiliation_string":"Department of Electron Devices, Budapest University of Technology and Economics Magyar tud\u00f3sok k\u00f6r\u00fatja 2, H-1117 Budapest, Hungary","institution_ids":["https://openalex.org/I29770179"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.456,"has_fulltext":true,"fulltext_origin":"pdf","cited_by_count":4,"citation_normalized_percentile":{"value":0.607551,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":79,"max":81},"biblio":{"volume":"46","issue":"3","first_page":"237","last_page":"247"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.62322056},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6060746},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.58565295},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.55086595},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5478827},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.33697253}],"mesh":[],"locations_count":2,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.mejo.2015.01.001","pdf_url":null,"source":{"id":"https://openalex.org/S4394736632","display_name":"Microelectronics Journal","issn_l":"0026-2692","issn":["0026-2692"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},{"is_oa":true,"landing_page_url":"http://real.mtak.hu/21268/1/02___A_Proposed_Synthesis_Method_for_Application_Specific_Instruction_Set_Processors_u_081209.66841.pdf","pdf_url":"http://real.mtak.hu/21268/1/02___A_Proposed_Synthesis_Method_for_Application_Specific_Instruction_Set_Processors_u_081209.66841.pdf","source":{"id":"https://openalex.org/S4306400081","display_name":"Repository of the Academy's Library (Library of the Hungarian Academy of Sciences)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210140733","host_organization_name":"Library and Information Centre of the Hungarian Academy of Sciences","host_organization_lineage":["https://openalex.org/I4210140733"],"host_organization_lineage_names":["Library and Information Centre of the Hungarian Academy of Sciences"],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false}],"best_oa_location":{"is_oa":true,"landing_page_url":"http://real.mtak.hu/21268/1/02___A_Proposed_Synthesis_Method_for_Application_Specific_Instruction_Set_Processors_u_081209.66841.pdf","pdf_url":"http://real.mtak.hu/21268/1/02___A_Proposed_Synthesis_Method_for_Application_Specific_Instruction_Set_Processors_u_081209.66841.pdf","source":{"id":"https://openalex.org/S4306400081","display_name":"Repository of the Academy's Library (Library of the Hungarian Academy of Sciences)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210140733","host_organization_name":"Library and Information Centre of the Hungarian Academy of Sciences","host_organization_lineage":["https://openalex.org/I4210140733"],"host_organization_lineage_names":["Library and Information Centre of the Hungarian Academy of Sciences"],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false},"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":32,"referenced_works":["https://openalex.org/W1532503506","https://openalex.org/W1535418005","https://openalex.org/W1932184033","https://openalex.org/W1971365469","https://openalex.org/W1984448098","https://openalex.org/W1993761532","https://openalex.org/W2000619624","https://openalex.org/W2010074783","https://openalex.org/W2057142053","https://openalex.org/W2069744709","https://openalex.org/W2093498840","https://openalex.org/W2094998159","https://openalex.org/W2112313836","https://openalex.org/W2112537029","https://openalex.org/W2115541788","https://openalex.org/W2117215427","https://openalex.org/W2132634714","https://openalex.org/W2138362897","https://openalex.org/W2139783593","https://openalex.org/W2143374918","https://openalex.org/W2146142440","https://openalex.org/W2148088056","https://openalex.org/W2148243454","https://openalex.org/W2153506856","https://openalex.org/W2157528413","https://openalex.org/W2159662775","https://openalex.org/W2160179803","https://openalex.org/W2169839901","https://openalex.org/W2171318521","https://openalex.org/W2981595777","https://openalex.org/W3177593432","https://openalex.org/W4234537939"],"related_works":["https://openalex.org/W4247993032","https://openalex.org/W3145476088","https://openalex.org/W3002622661","https://openalex.org/W2550108858","https://openalex.org/W2120424507","https://openalex.org/W2117274229","https://openalex.org/W2031976241","https://openalex.org/W1998013902","https://openalex.org/W1963867998","https://openalex.org/W1781968824"],"abstract_inverted_index":{"Due":[0],"to":[1,73],"the":[2,10,13,26,33,58,75,139,142,159,163],"rapid":[3],"technology":[4],"advancement":[5],"in":[6,42,67,148],"integrated":[7],"circuit":[8],"era,":[9],"need":[11],"for":[12,28,50,92,97,119],"high":[14],"computation":[15],"performance":[16],"together":[17],"with":[18],"increasing":[19],"complexity":[20],"and":[21,109,153],"manufacturing":[22],"costs":[23],"has":[24],"raised":[25],"demand":[27],"high-performance":[29],"configurable":[30],"designs;":[31],"therefore,":[32],"Application-Specific":[34],"Instruction":[35],"Set":[36],"Processors":[37],"(ASIPs)":[38],"are":[39,80],"widely":[40],"used":[41,55],"SoC":[43],"design.The":[44],"automated":[45,59,93],"generation":[46,62,96],"of":[47,69,132,141,150],"software":[48],"tools":[49],"ASIPs":[51],"is":[52,63,101,127,166],"a":[53,89,104,110,130],"commonly":[54],"technique,":[56],"but":[57],"hardware":[60,94],"model":[61,95,108],"less":[64],"frequently":[65],"applied":[66],"terms":[68,149],"final":[70,76],"RTL":[71],"implementations.Contrary":[72],"this,":[74],"register-transfer":[77,145],"level":[78,146],"models":[79,147],"usually":[81],"created,":[82],"at":[83],"least":[84],"partly,":[85],"manually.This":[86],"paper":[87],"presents":[88],"novel":[90,105],"approach":[91],"ASIPs.The":[98],"new":[99],"solution":[100],"based":[102,128],"on":[103,129],"abstract":[106],"ASIP":[107],"modeling":[111],"language":[112],"(Algorithmic":[113],"Microarchitecture":[114],"Description":[115],"Language,":[116],"AMDL)":[117],"optimized":[118],"this":[120],"architecture":[121],"model.The":[122],"proposed":[123],"AMDL-based":[124],"pre-synthesis":[125],"method":[126,165],"set":[131],"pre-defined":[133],"VHDL":[134],"implementation":[135],"schemes,":[136],"which":[137],"ensure":[138],"qualities":[140],"automatically":[143],"generated":[144],"resource":[151],"requirement":[152],"operation":[154],"frequency.The":[155],"design":[156],"framework":[157],"implementing":[158],"algorithms":[160],"required":[161],"by":[162],"synthesis":[164],"also":[167],"presented.":[168]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2003935609","counts_by_year":[{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2}],"updated_date":"2024-12-16T10:29:45.043495","created_date":"2016-06-24"}