乐胖代购免代理版

{"id":"https://openalex.org/W2924599266","doi":"https://doi.org/10.1002/cta.2627","title":"FDSTDL: Low\u2010power technique for FinFET domino circuits","display_name":"FDSTDL: Low\u2010power technique for FinFET domino circuits","publication_year":2019,"publication_date":"2019-03-21","ids":{"openalex":"https://openalex.org/W2924599266","doi":"https://doi.org/10.1002/cta.2627","mag":"2924599266"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1002/cta.2627","pdf_url":null,"source":{"id":"https://openalex.org/S92132303","display_name":"International Journal of Circuit Theory and Applications","issn_l":"0098-9886","issn":["0098-9886","1097-007X"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080989504","display_name":"Sandeep Garg","orcid":"https://orcid.org/0000-0002-7140-2352"},"institutions":[{"id":"https://openalex.org/I91277730","display_name":"Maulana Azad National Institute of Technology","ror":"https://ror.org/026vtd268","country_code":"IN","type":"funder","lineage":["https://openalex.org/I91277730"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sandeep Garg","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Maulana Azad National Institute of Technology, Bhopal, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Maulana Azad National Institute of Technology, Bhopal, India","institution_ids":["https://openalex.org/I91277730"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033819723","display_name":"Tarun Kumar Gupta","orcid":"https://orcid.org/0000-0002-4335-1420"},"institutions":[{"id":"https://openalex.org/I91277730","display_name":"Maulana Azad National Institute of Technology","ror":"https://ror.org/026vtd268","country_code":"IN","type":"funder","lineage":["https://openalex.org/I91277730"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Tarun K. Gupta","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Maulana Azad National Institute of Technology, Bhopal, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Maulana Azad National Institute of Technology, Bhopal, India","institution_ids":["https://openalex.org/I91277730"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5080989504"],"corresponding_institution_ids":["https://openalex.org/I91277730"],"apc_list":{"value":3660,"currency":"USD","value_usd":3660},"apc_paid":null,"fwci":1.551,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":24,"citation_normalized_percentile":{"value":0.832831,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":92,"max":93},"biblio":{"volume":"47","issue":"6","first_page":"917","last_page":"940"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.81709623},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.5472176},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.41169423}],"concepts":[{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.81709623},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7027881},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6809186},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.5472176},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.46868163},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.45776087},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44802815},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.43858466},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.43290278},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.4326366},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.41498962},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.41169423},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.39188904},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.30916914},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2268109},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.19221294},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.1128141},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1002/cta.2627","pdf_url":null,"source":{"id":"https://openalex.org/S92132303","display_name":"International Journal of Circuit Theory and Applications","issn_l":"0098-9886","issn":["0098-9886","1097-007X"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.89,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":26,"referenced_works":["https://openalex.org/W1586128375","https://openalex.org/W1959389568","https://openalex.org/W1987370976","https://openalex.org/W1996192583","https://openalex.org/W2041188036","https://openalex.org/W2043620677","https://openalex.org/W2062030484","https://openalex.org/W2063698097","https://openalex.org/W2105874609","https://openalex.org/W2106113588","https://openalex.org/W2106371376","https://openalex.org/W2107701773","https://openalex.org/W2109797003","https://openalex.org/W2110429304","https://openalex.org/W2118116654","https://openalex.org/W2131862714","https://openalex.org/W2135407913","https://openalex.org/W2137850169","https://openalex.org/W2140541049","https://openalex.org/W2158932653","https://openalex.org/W2162018037","https://openalex.org/W2496254462","https://openalex.org/W2537156413","https://openalex.org/W2568971151","https://openalex.org/W2732373852","https://openalex.org/W2740862688"],"related_works":["https://openalex.org/W925518573","https://openalex.org/W4387736942","https://openalex.org/W4366151252","https://openalex.org/W3012367613","https://openalex.org/W2782792729","https://openalex.org/W2602232535","https://openalex.org/W2533687389","https://openalex.org/W2394625453","https://openalex.org/W2337663055","https://openalex.org/W2150513440"],"abstract_inverted_index":{"Summary":[0],"Major":[1],"issues":[2],"in":[3,39,46,74,103,137,160,163,179,182],"designing":[4,70],"low\u2010power":[5,29],"high\u2010speed":[6],"VLSI":[7,30],"circuits":[8,73],"are":[9,94],"propagation":[10,81],"delay,":[11],"power":[12,79,148,156],"consumption,":[13],"and":[14,37,80,89,96,100,105,146,173],"noise":[15],"tolerance.":[16],"This":[17],"paper":[18],"describes":[19],"fin":[20],"field\u2010effect":[21],"transistor":[22,63],"(FinFET)":[23],"technology":[24,50,116],"for":[25,51,69],"the":[26,55,112],"design":[27],"of":[28,41,54,129,140,158,177,193],"circuits.":[31],"FinFET":[32,106],"uses":[33],"two":[34,138],"gates":[35,93],"(front":[36],"back)":[38],"place":[40],"a":[42,123,191],"single":[43],"gate":[44,143],"as":[45],"complementary":[47],"metal\u2010oxide\u2013semiconductor":[48],"(CMOS)":[49],"better":[52],"control":[53],"channel.":[56],"A":[57],"new":[58],"technique":[59,153,172,189],"foot":[60],"driven":[61],"stack":[62],"domino":[64,71,91,169],"logic":[65,72,170],"(FDSTDL)":[66],"is":[67,109,135],"proposed":[68,101,133,152],"order":[75],"to":[76],"reduce":[77],"leakage":[78],"delay.":[82],"In":[83],"this":[84],"paper,":[85],"2\u2010,":[86],"4\u2010,":[87],"8\u2010,":[88],"16\u2010input":[90],"OR":[92],"designed":[95],"simulated":[97,136],"using":[98,120],"existing":[99],"techniques":[102],"CMOS":[104],"technology.":[107],"Simulation":[108],"done":[110],"on":[111,122],"32":[113],"nm":[114],"predictive":[115],"model":[117],"(PTM)":[118],"node":[119],"HSPICE":[121],"direct":[124],"current":[125],"(DC)":[126],"supply":[127],"voltage":[128],"0.9":[130],"V.":[131],"The":[132,151],"circuit":[134],"modes":[139],"FinFET,":[141],"short":[142],"(SG)":[144],"mode,":[145],"low":[147],"(LP)":[149],"mode.":[150],"shows":[154],"maximum":[155,174],"reduction":[157,176],"43.45%":[159],"SG":[161],"mode":[162,181],"comparison":[164,183],"with":[165,184],"conditional":[166],"stacked":[167],"keeper":[168],"(CSK\u2010DL)":[171],"delay":[175],"38.66%":[178],"LP":[180],"coarse\u2010mesh":[185],"finite":[186],"difference":[187],"(CMFD)":[188],"at":[190],"frequency":[192],"200":[194],"MHz.":[195]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2924599266","counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":1}],"updated_date":"2025-03-23T06:55:26.475596","created_date":"2019-04-01"}