{"id":"https://openalex.org/W2585294117","doi":"https://doi.org/10.1002/cta.2323","title":"Resource optimization for emulation of behavioral models of mixed signal circuits on FPGA: a case study of DC\u2013DC buck converter","display_name":"Resource optimization for emulation of behavioral models of mixed signal circuits on FPGA: a case study of DC\u2013DC buck converter","publication_year":2017,"publication_date":"2017-02-01","ids":{"openalex":"https://openalex.org/W2585294117","doi":"https://doi.org/10.1002/cta.2323","mag":"2585294117"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1002/cta.2323","pdf_url":null,"source":{"id":"https://openalex.org/S92132303","display_name":"International Journal of Circuit Theory and Applications","issn_l":"0098-9886","issn":["0098-9886","1097-007X"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072831971","display_name":"Rahul Bhattacharya","orcid":"https://orcid.org/0000-0001-9937-0308"},"institutions":[{"id":"https://openalex.org/I189109744","display_name":"Indian Institute of Technology Dhanbad","ror":"https://ror.org/013v3cc28","country_code":"IN","type":"funder","lineage":["https://openalex.org/I189109744"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Rahul Bhattacharya","raw_affiliation_strings":["Department of Electronics Engineering, Indian Institute of Technology (Indian School of Mines), Dhanbad, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Indian Institute of Technology (Indian School of Mines), Dhanbad, India","institution_ids":["https://openalex.org/I189109744"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100679138","display_name":"Subindu Kumar","orcid":"https://orcid.org/0000-0001-9037-0977"},"institutions":[{"id":"https://openalex.org/I189109744","display_name":"Indian Institute of Technology Dhanbad","ror":"https://ror.org/013v3cc28","country_code":"IN","type":"funder","lineage":["https://openalex.org/I189109744"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Subindu Kumar","raw_affiliation_strings":["Department of Electronics Engineering, Indian Institute of Technology (Indian School of Mines), Dhanbad, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Indian Institute of Technology (Indian School of Mines), Dhanbad, India","institution_ids":["https://openalex.org/I189109744"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052215348","display_name":"Santosh Biswas","orcid":"https://orcid.org/0000-0003-3020-4154"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"funder","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Santosh Biswas","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology Guwahati, Guwahati, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology Guwahati, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5072831971"],"corresponding_institution_ids":["https://openalex.org/I189109744"],"apc_list":{"value":3660,"currency":"USD","value_usd":3660},"apc_paid":null,"fwci":0.319,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":6,"citation_normalized_percentile":{"value":0.637704,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":81,"max":82},"biblio":{"volume":"45","issue":"11","first_page":"1701","last_page":"1741"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5144163},{"id":"https://openalex.org/keywords/buck-converter","display_name":"Buck converter","score":0.43566212},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.42922026}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.72292334},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.718172},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7063582},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5144163},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46782058},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45139357},{"id":"https://openalex.org/C150818752","wikidata":"https://www.wikidata.org/wiki/Q83804","display_name":"Buck converter","level":3,"score":0.43566212},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.42922026},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3313042},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2435486},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15786195},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11918908},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09524444},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1002/cta.2323","pdf_url":null,"source":{"id":"https://openalex.org/S92132303","display_name":"International Journal of Circuit Theory and Applications","issn_l":"0098-9886","issn":["0098-9886","1097-007X"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":34,"referenced_works":["https://openalex.org/W1898422521","https://openalex.org/W1921903992","https://openalex.org/W1972224869","https://openalex.org/W1976392010","https://openalex.org/W1994134378","https://openalex.org/W1994417982","https://openalex.org/W2003111502","https://openalex.org/W2019827032","https://openalex.org/W2022961687","https://openalex.org/W2024638948","https://openalex.org/W2043168911","https://openalex.org/W2048691929","https://openalex.org/W2049193327","https://openalex.org/W2060653546","https://openalex.org/W2076688134","https://openalex.org/W2081906365","https://openalex.org/W2092819586","https://openalex.org/W2096681707","https://openalex.org/W2109949161","https://openalex.org/W2124447647","https://openalex.org/W2126071578","https://openalex.org/W2132000808","https://openalex.org/W2142438980","https://openalex.org/W2152378919","https://openalex.org/W2153220642","https://openalex.org/W2153316377","https://openalex.org/W2169941994","https://openalex.org/W2171319130","https://openalex.org/W2318970278","https://openalex.org/W2474579728","https://openalex.org/W2936597696","https://openalex.org/W341977208","https://openalex.org/W4238356565","https://openalex.org/W593706301"],"related_works":["https://openalex.org/W2557301296","https://openalex.org/W2537272291","https://openalex.org/W2408431070","https://openalex.org/W2375192119","https://openalex.org/W2358787058","https://openalex.org/W2164300625","https://openalex.org/W2163886408","https://openalex.org/W2133965417","https://openalex.org/W2123778733","https://openalex.org/W1608165003"],"abstract_inverted_index":{"Summary":[0],"This":[1],"paper":[2],"presents":[3],"a":[4,77,149,153,186,200],"semi\u2010automated":[5],"word\u2010length":[6,115],"optimization":[7,36],"framework":[8],"to":[9,83,113,194,197],"reduce":[10],"field\u2010programmable":[11],"gate":[12],"array":[13],"(FPGA)":[14],"resource":[15,214],"utilization":[16,215],"for":[17,43,170],"FPGA\u2010based":[18],"pre\u2010silicon":[19,171],"test":[20,172],"emulation":[21,190],"of":[22,70,97,100,110,127,148,152,167,182,185,199,207,229],"analog":[23,45,85],"and":[24,33,46,117],"mixed":[25,47],"signal":[26,48],"circuits":[27,86],"while":[28,220],"achieving":[29,221],"the":[30,66,108,125,146,165,180,205,222,227],"desired":[31,223],"accuracy":[32,111,225],"overcoming":[34],"long":[35],"time.":[37],"Although":[38],"high\u2010level":[39],"behavioral":[40],"models":[41,176],"exist":[42],"modeling":[44],"circuits,":[49],"these":[50],"comprise":[51],"many":[52],"complex":[53],"differential":[54],"equations":[55],"which":[56],"cannot":[57],"be":[58,195,217],"realized":[59],"implicitly":[60],"using":[61],"Boolean":[62],"logic":[63],"(which":[64],"is":[65,81,143],"basic":[67],"functional":[68],"block":[69],"an":[71,74],"FPGA)":[72],"on":[73,159],"FPGA.":[75,162],"So,":[76],"more":[78],"convenient":[79],"way":[80],"explored":[82],"map":[84],"into":[87,93],"digital":[88],"domain":[89],"by":[90],"converting":[91],"them":[92],"fixed\u2010point":[94],"architectures":[95],"because":[96],"its":[98],"advantage":[99],"manipulating":[101],"data":[102],"with":[103,138,145,179],"lower":[104],"word\u2010length.":[105],"To":[106,163],"address":[107],"loss":[109],"due":[112],"finite":[114],"effects":[116],"limited":[118],"reconfigurable":[119],"resources,":[120],"word\u2010lengths":[121],"are":[122,177,192],"optimized":[123],"under":[124,226],"constraint":[126,228],"given":[128],"performance":[129,224],"metrics.":[130,232],"The":[131,189],"proposed":[132],"technique":[133],"built":[134],"in":[135,204],"MATLAB/Simulink":[136],"environment":[137,169],"Xilinx":[139,160],"System":[140],"Generator":[141],"support":[142],"illustrated":[144],"help":[147,181],"case":[150],"study":[151],"peak\u2010current\u2010mode\u2010controlled":[154],"buck\u2010type":[155],"switching":[156],"converter":[157,203],"implemented":[158],"Virtex\u2122\u20105":[161],"illustrate":[164],"applicability":[166],"this":[168],"development,":[173],"well\u2010accepted":[174],"fault":[175],"emulated":[178],"non\u2010ideal":[183],"model":[184],"buck":[187],"converter.":[188],"results":[191,210],"seen":[193],"close":[196],"that":[198,212],"post\u2010fabricated":[201],"power":[202],"presence":[206],"faults.":[208],"Experimental":[209],"show":[211],"FPGA":[213],"can":[216],"reduced":[218],"significantly":[219],"multiple":[230],"error":[231],"Copyright":[233],"\u00a9":[234],"2017":[235],"John":[236],"Wiley":[237],"&":[238],"Sons,":[239],"Ltd.":[240]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2585294117","counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2025-03-23T06:37:14.819849","created_date":"2017-02-10"}