With the progress of deep submicron technology, power consumption and temperature related issues have become dominant factors for chip design. Therefore, very large-scale integrated systems like Systems-on-Chip (SoCs) are exposed to an increasing thermal stress. On the one hand, this necessitates effective mechanisms for thermal management. On the other hand, application of thermal management is accompanied by disturbance of system integrity and degradation of system performance. In this paper the authors propose to precompute and proactively manage on-chip temperature of systems based on Networks-on-Chip (NoCs). Thereby, traditional reactive approaches, utilizing the NoC infrastructure to perform thermal management, can be replaced. This results not only in shorter response times for application of management measures and a reduction of temperature and thermal imbalances, but also in less impairment of system integrity and performance. The systematic analysis of simulations conducted for NoC sizes ranging from 2x2 to 4x4 proves that under certain conditions the proactive approach is able to mitigate the negative impact of thermal management on system performance while still improving the on-chip temperature profile.<\/p>","DOI":"10.4018\/jertcs.2012100102","type":"journal-article","created":{"date-parts":[[2013,1,14]],"date-time":"2013-01-14T19:22:51Z","timestamp":1358191371000},"page":"19-41","source":"Crossref","is-referenced-by-count":0,"title":["Performance Analysis of Temperature Management Approaches in Networks-on-Chip"],"prefix":"10.4018","volume":"3","author":[{"given":"Tim","family":"Wegner","sequence":"first","affiliation":[{"name":"University of Rostock, Rostock-Warnemuende, Germany"}]},{"given":"Martin","family":"Gag","sequence":"additional","affiliation":[{"name":"University of Rostock, Rostock-Warnemuende, Germany"}]},{"given":"Dirk","family":"Timmermann","sequence":"additional","affiliation":[{"name":"University of Rostock, Rostock-Warnemuende, Germany"}]}],"member":"2432","reference":[{"key":"jertcs.2012100102-0","unstructured":"Accellera. (2006). Core SystemC Language 2.2. Retrieved January 19, 2012, from, http:\/\/www.accellera.org\/downloads\/standards\/systemc\/"},{"key":"jertcs.2012100102-1","unstructured":"Accellera. (2009). SystemC Transaction-Level Modeling Library 2.0.1. Retrieved January 19, 2012, from, http:\/\/www.accellera.org\/ downloads\/standards\/systemc\/"},{"key":"jertcs.2012100102-2","unstructured":"Accellera. (2010). SystemC Analog Mixed Signal Extensions 1.0. Retrieved January 19, 2012, from, http:\/\/www.accellera.org\/ downloads\/standards\/systemc\/"},{"key":"jertcs.2012100102-3","doi-asserted-by":"publisher","DOI":"10.1145\/1109118.1109126"},{"key":"jertcs.2012100102-4","unstructured":"Ciordas, C., Goossens, K., Radulescu, A., & Basten, T. (2006). NoC monitoring: Impact on the design flow. In Proceedings of the IEEE International Symposium on Circuits and Systems (pp. 1981-1984). Washington, DC: IEEE Computer Society."},{"key":"jertcs.2012100102-5","unstructured":"Cornelius, C. (2011). Design of complex integrated systems based on networks-on-chip - Trading off performance, power and reliability. Unpublished doctoral dissertation."},{"key":"jertcs.2012100102-6","doi-asserted-by":"crossref","unstructured":"Coskun, A. K., Rosing, T. S., & Gross, K. C. (2008). Proactive temperature balancing for low cost thermal management in MPSoCs. In Proceedings of the IEEE\/ACM International Conference on ComputerAided Design (pp. 250-257). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/ICCAD.2008.4681582"},{"key":"jertcs.2012100102-7","doi-asserted-by":"crossref","unstructured":"Coskun, A. K., Rosing, T. S., Whisnant, K. A., & Gross, K. C. (2008). Temperature-aware MPSoC scheduling for reducing hot spots and gradients. In Proceedings of the 13th Asia and South Pacific Design Automation Conference (pp. 49-54). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/ASPDAC.2008.4484002"},{"key":"jertcs.2012100102-8","unstructured":"Durupt, J., Bertrand, F., Beroulle, V., & Robach, C. (2006). A DFT architecture for asynchronous networks-on-chip. In Proceedings of the Eleventh IEEE European Test Symposium (pp. 219-224). Washington, DC: IEEE Computer Society."},{"key":"jertcs.2012100102-9","doi-asserted-by":"crossref","unstructured":"Gag, M., Wegner, T., & Timmermann, D. (2010). System level power estimation of system-on-chip interconnects in consideration of transition activity and crosstalk. In Proceedings of the 20th International Conference on Integrated Circuit and System Design: Power and Timing Modeling, Optimization and Simulation (pp. 21-30).","DOI":"10.1007\/978-3-642-17752-1_3"},{"key":"jertcs.2012100102-10","doi-asserted-by":"publisher","DOI":"10.1145\/1698772.1698783"},{"key":"jertcs.2012100102-11","unstructured":"Hung, W., Addo-Quaye, C., Theocharides, T., Xie, Y., Vijaykrishnan, N., & Irwin, M. J. (2004). Thermal-aware IP virtualization and placement for networks-on-chip architecture. In Proceedings of the IEEE International Conference on Computer Design (pp. 430-437). Washington, DC: IEEE Computer Society."},{"key":"jertcs.2012100102-12","unstructured":"IBM. (2006). IBM PowerPC 405 CPU core product overview. Retrieved January 19, 2012, from, https:\/\/www-01.ibm.com\/chips\/techlib\/techlib.nsf\/techdocs\/3D7489A3704570C0872571DD0065934E\/$file\/PPC405_Product_Overview_20060902.pdf"},{"key":"jertcs.2012100102-13","unstructured":"JEDEC. (2009, March). Failure mechanisms and models for semiconductor devices (Publication No. JEP122F). Arlington, VA: JEDEC."},{"key":"jertcs.2012100102-14","first-page":"1","article-title":"Thermal management","author":"A.Krum","year":"2000","journal-title":"The CRC handbook of thermal engineering"},{"key":"jertcs.2012100102-15","doi-asserted-by":"crossref","unstructured":"Liu, W., Calimera, A., Nannarelli, A., Macii, E., & Poncino, M. (2010). On-chip thermal modeling based on SPICE simulation. In J. Monteiro & R. van Leuken (Eds.), Proceedings of the 19th International Workshop on Integrated Circuit and System Design: Power and Timing Modeling, Optimization and Simulation (LNCS 5953, pp. 66-75).","DOI":"10.1007\/978-3-642-11802-9_11"},{"key":"jertcs.2012100102-16","doi-asserted-by":"crossref","unstructured":"Martinez, E., & Atienza, D. (2009). Inducing thermal-awareness in multicore systems using networks-on-chip. In Proceedings of the IEEE Computer Society Annual Symposium on Very Large System Integration (pp. 187-192). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/ISVLSI.2009.25"},{"key":"jertcs.2012100102-17","unstructured":"Rhodes, D., Dick, R., & Vallerio, K. (n.d.). TGFF. Retrieved January 20, 2012, from http:\/\/ziyang.eecs.umich.edu\/~dickrp\/tgff\/"},{"key":"jertcs.2012100102-18","unstructured":"Shang, L., Peh, L.-S., Kumar, A., & Jha, N. K. (2004). Thermal modeling, characterization and management of on-chip networks. In Proceedings of the 37th International Symposium on Microarchitecture (pp. 67-78). Washington, DC: IEEE Computer Society."},{"key":"jertcs.2012100102-19","doi-asserted-by":"crossref","unstructured":"Skadron, K., & Stan, M. W., H., Velusamy, S., Sankaranarayanan, K., & Tarjan, D. (2003). Temperature-aware microarchitecture: Extended discussion and results (Tech. Rep. No. CS-2003-08). Charlottesville, VA: University of Virginia.","DOI":"10.1145\/859618.859620"},{"key":"jertcs.2012100102-20","unstructured":"Srinivasan, J., & Adve, S. (2003). RAMP: A model for reliability aware microprocessor design (Research Report No. RC23048). Armonk, NY: IBM."},{"key":"jertcs.2012100102-21","doi-asserted-by":"crossref","unstructured":"Tockhorn, A., Cornelius, C., Saemrow, H., & Timmermann, D. (2010). Modeling temperature distribution in networks-on-chip using RC-circuits. In Proceedings of the 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (pp. 229-232). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/DDECS.2010.5491779"},{"key":"jertcs.2012100102-22","doi-asserted-by":"crossref","unstructured":"Wegner, T., Cornelius, C., Gag, M., Tockhorn, A., & Uhrmacher, A. (2010). Simulation of thermal behavior for networks-on-chip. In Proceedings of the 28th NORCHIP Conference (pp. 1-4). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/NORCHIP.2010.5669472"},{"key":"jertcs.2012100102-23","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2003.07.005"},{"key":"jertcs.2012100102-24","doi-asserted-by":"crossref","unstructured":"Zanini, F., Atienza, D., & G., D. M. (2009). A control theory approach for thermal balancing of MPSoC. In Proceedings of the 14th Asia and South Pacific Design Automation Conference (pp. 37-42). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/ASPDAC.2009.4796438"}],"container-title":["International Journal of Embedded and Real-Time Communication Systems"],"original-title":[],"language":"ng","link":[{"URL":"https:\/\/www.igi-global.com\/viewtitle.aspx?TitleId=74342","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T20:33:22Z","timestamp":1654115602000},"score":1,"resource":{"primary":{"URL":"https:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/jertcs.2012100102"}},"subtitle":[""],"short-title":[],"issued":{"date-parts":[[2012,10,1]]},"references-count":25,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2012,10]]}},"URL":"https:\/\/doi.org\/10.4018\/jertcs.2012100102","relation":{},"ISSN":["1947-3176","1947-3184"],"issn-type":[{"value":"1947-3176","type":"print"},{"value":"1947-3184","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,10,1]]}}}