{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,15]],"date-time":"2024-08-15T00:19:52Z","timestamp":1723681192423},"reference-count":0,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002338","name":"Ministry of Education, China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002338","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,3,25]]},"DOI":"10.23919\/date58400.2024.10546862","type":"proceedings-article","created":{"date-parts":[[2024,8,14]],"date-time":"2024-08-14T17:28:02Z","timestamp":1723656482000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["A Parallel Tempering Processing Architecture with Multi-Spin Update for Fully-Connected Ising Models"],"prefix":"10.23919","author":[{"given":"Yang","family":"Zhang","sequence":"first","affiliation":[{"name":"School of Microelectronics, South China University of Technology,Guangzhou,China"}]},{"given":"Xiangrui","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, South China University of Technology,Guangzhou,China"}]},{"given":"Dong","family":"Jiang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, South China University of Technology,Guangzhou,China"}]},{"given":"Zhanhong","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, South China University of Technology,Guangzhou,China"}]},{"given":"Gaopeng","family":"Fan","sequence":"additional","affiliation":[{"name":"School of Microelectronics, South China University of Technology,Guangzhou,China"}]},{"given":"Enyi","family":"Yao","sequence":"additional","affiliation":[{"name":"School of Microelectronics, South China University of Technology,Guangzhou,China"}]}],"member":"263","event":{"name":"2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Valencia, Spain","start":{"date-parts":[[2024,3,25]]},"end":{"date-parts":[[2024,3,27]]}},"container-title":["2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10546498\/10546499\/10546862.pdf?arnumber=10546862","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,14]],"date-time":"2024-08-14T17:30:26Z","timestamp":1723656626000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10546862\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,25]]},"references-count":0,"URL":"https:\/\/doi.org\/10.23919\/date58400.2024.10546862","relation":{},"subject":[],"published":{"date-parts":[[2024,3,25]]}}}