{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T08:32:15Z","timestamp":1743064335522,"version":"3.37.3"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,3,14]],"date-time":"2022-03-14T00:00:00Z","timestamp":1647216000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,3,14]],"date-time":"2022-03-14T00:00:00Z","timestamp":1647216000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1908045"],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,3,14]]},"DOI":"10.23919\/date54114.2022.9774511","type":"proceedings-article","created":{"date-parts":[[2022,5,19]],"date-time":"2022-05-19T20:35:05Z","timestamp":1652992505000},"page":"448-453","source":"Crossref","is-referenced-by-count":4,"title":["Graph Neural Network-based Delay-Fault Localization for Monolithic 3D ICs"],"prefix":"10.23919","author":[{"given":"Shao-Chun","family":"Hung","sequence":"first","affiliation":[{"name":"Duke University,Department of Electrical and Computer Engineering,Durham,NC,USA,27708"}]},{"given":"Sanmitra","family":"Banerjee","sequence":"additional","affiliation":[{"name":"Duke University,Department of Electrical and Computer Engineering,Durham,NC,USA,27708"}]},{"given":"Arjun","family":"Chaudhuri","sequence":"additional","affiliation":[{"name":"Duke University,Department of Electrical and Computer Engineering,Durham,NC,USA,27708"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[{"name":"Duke University,Department of Electrical and Computer Engineering,Durham,NC,USA,27708"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2017.8308746"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ATS49688.2020.9301589"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS49688.2020.9301568"},{"journal-title":"VLSI Test Principles and Architectures Design for Testability","year":"2006","author":"wang","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907276"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041773"},{"key":"ref16","article-title":"Compactor independent direct diagnosis","author":"cheng","year":"0","journal-title":"IEEE Asian Test Symp"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2008.2005605"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.aiopen.2021.01.001"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2018.8400701"},{"key":"ref4","first-page":"32. 1. 1","article-title":"The impact of sequential-3D integration on semicon-ductor scaling roadmap","author":"mallik","year":"2017","journal-title":"IEEE IEDM"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2018.8399777"},{"key":"ref6","first-page":"165","article-title":"Characterization of bonding surface and electrical insu-lation properties of inter layer dielectrics for 3D monolithic integration","author":"garidis","year":"2015","journal-title":"EUROSOI-ULIS"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2016.7599625"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2016.7519330"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3041026"},{"key":"ref2","first-page":"714","article-title":"3D sequential integration: A key enabling technology for heterogeneous co-integration of new function with CMOS","volume":"2","author":"batude","year":"2012","journal-title":"IEEE JETCAS"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2014.7028195"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2016.07.009"},{"key":"ref20","article-title":"Deep graph library: Towards efficient and scalable deep learning on graphs","author":"wang","year":"0","journal-title":"ICLR Workshop on Representation Learning on Graphs and Manifolds"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/BF01386390"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1986.1270196"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1002\/wics.101"},{"key":"ref23","article-title":"Semi-supervised classification with graph convolutional networks","author":"kipf","year":"2016","journal-title":"CoRR"}],"event":{"name":"2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2022,3,14]]},"location":"Antwerp, Belgium","end":{"date-parts":[[2022,3,23]]}},"container-title":["2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9774496\/9774497\/09774511.pdf?arnumber=9774511","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,11]],"date-time":"2022-07-11T20:05:25Z","timestamp":1657569925000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9774511\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3,14]]},"references-count":24,"URL":"https:\/\/doi.org\/10.23919\/date54114.2022.9774511","relation":{},"subject":[],"published":{"date-parts":[[2022,3,14]]}}}